You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-04 - 02:01
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack3slot4.osadl.org (updated Mon May 04, 2026 00:46:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
334459921270,4sleep30-21swapper/319:45:023
333027299125118,4cyclictest0-21swapper/523:02:355
333027299122116,3cyclictest0-21swapper/522:12:285
344696121110,3sleep23446949-21ssh22:05:432
33302639911084,9cyclictest3460915-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
22:22:293
33302639910896,6cyclictest3427779-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:52:343
33302639910896,6cyclictest3427779-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:52:333
33302689910591,9cyclictest3628386-21sh00:33:594
33302729910499,2cyclictest0-21swapper/519:23:335
33302689910396,3cyclictest0-21swapper/421:22:204
33302599910187,7cyclictest3536993-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:58:082
33302729910094,3cyclictest0-21swapper/520:37:125
33302729910094,3cyclictest0-21swapper/520:37:115
33519922990,8sleep015-21rcuc/020:00:510
3330272999891,4cyclictest0-21swapper/520:22:085
3330272999891,4cyclictest0-21swapper/520:22:085
3330247999838,53cyclictest3368523-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
20:55:220
3330263999783,7cyclictest3377145-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
21:20:343
3330247999783,6cyclictest3427779-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:57:580
3330247999783,6cyclictest3427779-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:57:580
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional