You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-06 - 18:43
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6.osadl.org (updated Wed May 06, 2026 12:44:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
22444991189,71cyclictest0-21swapper/009:30:150
336621030,5sleep03369-21grep12:15:370
118442870,5sleep011847-21tr11:10:180
2191327917,50sleep00-21swapper/007:06:070
22447997848,17cyclictest26-21ksoftirqd/112:05:131
22447997848,17cyclictest26-21ksoftirqd/112:05:131
68712770,6sleep10-21swapper/110:55:251
22447997748,19cyclictest26-21ksoftirqd/110:30:151
2244499756,12cyclictest0-21swapper/007:50:110
22447997344,17cyclictest26-21ksoftirqd/110:40:141
22447997242,17cyclictest0-21swapper/112:20:111
22447997140,17cyclictest0-21swapper/108:15:151
2205827131,29sleep10-21swapper/107:07:431
22447996940,17cyclictest0-21swapper/107:25:111
22447996936,19cyclictest0-21swapper/111:40:141
22444996833,21cyclictest14-21ksoftirqd/008:35:130
22447996641,15cyclictest0-21swapper/111:10:121
22447996634,18cyclictest0-21swapper/108:35:141
22447996536,18cyclictest0-21swapper/107:45:131
22447996523,10cyclictest26-21ksoftirqd/107:10:461
22447996523,10cyclictest26-21ksoftirqd/107:10:451
2244499656,17cyclictest243-21systemd-journal11:06:450
22444996541,8cyclictest14-21ksoftirqd/010:30:240
22444996530,29cyclictest14-21ksoftirqd/010:39:310
22444996529,29cyclictest14-21ksoftirqd/012:30:160
22447996433,17cyclictest0-21swapper/108:50:231
22447996418,11cyclictest26-21ksoftirqd/111:30:151
22444996433,12cyclictest14-21ksoftirqd/012:25:200
22447996339,17cyclictest26-21ksoftirqd/112:10:221
22447996334,17cyclictest0-21swapper/112:30:131
22447996316,40cyclictest0-21swapper/108:45:231
22447996316,12cyclictest0-21swapper/110:39:031
22444996334,23cyclictest14-21ksoftirqd/011:45:220
22444996332,11cyclictest14-21ksoftirqd/010:55:000
22444996330,27cyclictest14-21ksoftirqd/010:40:170
22444996327,20cyclictest14-21ksoftirqd/010:49:330
22444996326,31cyclictest22715-21aten2.4-expect10:10:150
2244799628,16cyclictest151rcu_preempt11:30:011
2244799623,23cyclictest26-21ksoftirqd/112:20:011
22444996235,21cyclictest14-21ksoftirqd/007:43:530
22444996234,12cyclictest14-21ksoftirqd/008:20:010
22444996231,8cyclictest14-21ksoftirqd/007:25:150
22444996230,27cyclictest14-21ksoftirqd/011:50:380
22444996229,11cyclictest14-21ksoftirqd/008:35:000
22444996217,39cyclictest457-21dbus-daemon11:20:000
22447996131,18cyclictest0-21swapper/110:10:141
22447996129,21cyclictest0-21swapper/108:00:141
22447996113,42cyclictest0-21swapper/111:21:251
22444996137,9cyclictest14-21ksoftirqd/012:10:010
22444996137,9cyclictest14-21ksoftirqd/012:10:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional