You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-29 - 12:02

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack3slot6s.osadl.org (updated Fri Aug 29, 2025 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30971212095,18sleep30-21swapper/319:05:053
32578210785,17sleep10-21swapper/119:07:321
32522210594,6sleep00-21swapper/019:06:510
32437210278,18sleep20-21swapper/219:05:442
148222710,0sleep20-21swapper/221:40:172
35592690,1sleep337-21rcuc/322:01:153
197892680,0sleep00-21swapper/019:55:210
33499340,32cyclictest0-21swapper/322:15:143
33199310,16cyclictest0-21swapper/023:25:140
93002260,1sleep10-21swapper/123:13:231
35962240,1sleep00-21swapper/019:15:230
33399230,5cyclictest0-21swapper/219:30:122
33399230,3cyclictest0-21swapper/221:10:022
33299220,20cyclictest551-21latency_hist23:05:011
333992117,2cyclictest0-21swapper/221:25:122
333992117,2cyclictest0-21swapper/221:05:152
333992116,3cyclictest730-21ssh23:05:142
33399211,2cyclictest0-21swapper/200:15:132
33399211,18cyclictest8668-21ssh22:40:122
33299211,9cyclictest21925-21ssh22:53:211
33299210,3cyclictest32120-21ntp_offset22:30:231
33299210,2cyclictest0-21swapper/100:38:061
242172210,1sleep00-21swapper/022:55:190
332992012,7cyclictest0-21swapper/123:29:511
33299200,3cyclictest4366-21nscd22:29:151
33299200,2cyclictest17563-21ssh23:55:071
33299200,2cyclictest0-21swapper/122:45:101
33299200,2cyclictest0-21swapper/122:10:111
33299200,2cyclictest0-21swapper/122:00:511
33299200,2cyclictest0-21swapper/100:16:401
33299200,2cyclictest0-21swapper/100:06:231
33299200,18cyclictest0-21swapper/121:55:121
33499193,2cyclictest0-21swapper/321:27:043
33499190,2cyclictest0-21swapper/323:40:123
33499190,2cyclictest0-21swapper/323:25:143
33499190,2cyclictest0-21swapper/320:55:113
33299199,8cyclictest32000-21gzip20:25:261
332991911,7cyclictest0-21swapper/121:24:001
33299191,16cyclictest0-21swapper/121:50:301
33299190,3cyclictest14688-21ssh23:51:071
33299190,3cyclictest0-21swapper/122:55:151
33299190,2cyclictest332250irq/24-eth122:38:551
33299190,2cyclictest22386-21ssh21:48:031
33299190,2cyclictest0-21swapper/123:40:391
33299190,2cyclictest0-21swapper/123:19:411
33299190,2cyclictest0-21swapper/123:06:231
33299190,2cyclictest0-21swapper/122:42:191
33299190,2cyclictest0-21swapper/122:19:111
33299190,2cyclictest0-21swapper/121:40:191
33299190,2cyclictest0-21swapper/121:14:471
33299190,2cyclictest0-21swapper/119:20:211
33299190,2cyclictest0-21swapper/100:30:211
331991916,2cyclictest6846-21kworker/u8:119:39:030
331991916,2cyclictest3413-21kworker/u8:123:11:040
33499182,2cyclictest0-21swapper/323:34:053
334991815,2cyclictest30220-21kworker/u8:223:03:043
334991815,2cyclictest18030-21kworker/u8:321:23:053
33499181,2cyclictest0-21swapper/321:38:013
33299181,15cyclictest0-21swapper/121:00:151
33299181,15cyclictest0-21swapper/119:50:231
33299181,15cyclictest0-21swapper/119:45:251
33299180,2cyclictest332250irq/24-eth123:30:071
33299180,2cyclictest332250irq/24-eth121:35:151
33299180,2cyclictest0-21swapper/123:45:061
33299180,2cyclictest0-21swapper/123:36:181
33299180,2cyclictest0-21swapper/123:21:121
33299180,2cyclictest0-21swapper/122:20:021
33299180,2cyclictest0-21swapper/122:06:151
33299180,2cyclictest0-21swapper/121:30:191
33299180,2cyclictest0-21swapper/121:26:271
33299180,2cyclictest0-21swapper/121:15:151
33299180,2cyclictest0-21swapper/120:55:171
33299180,2cyclictest0-21swapper/119:15:151
33299180,2cyclictest0-21swapper/119:10:141
33299180,2cyclictest0-21swapper/100:27:231
33299180,2cyclictest0-21swapper/100:21:111
33299180,2cyclictest0-21swapper/100:10:381
33299180,2cyclictest0-21swapper/100:00:071
33299180,1cyclictest0-21swapper/121:05:311
33299180,1cyclictest0-21swapper/120:50:151
33299180,1cyclictest0-21swapper/120:20:121
331991815,2cyclictest9005-21kworker/u8:222:09:040
331991815,2cyclictest6434-21kworker/u8:022:41:040
331991815,2cyclictest4188-21kworker/u8:020:55:040
331991815,2cyclictest25576-21kworker/u8:223:33:050
331991815,2cyclictest20887-21kworker/u8:121:47:040
331991815,2cyclictest20447-21kworker/u8:120:05:040
33499171,2cyclictest0-21swapper/319:15:043
33399173,12cyclictest26701-21apt20:14:592
33299171,14cyclictest0-21swapper/120:45:261
33299170,2cyclictest0-21swapper/120:43:271
33299170,2cyclictest0-21swapper/120:43:271
33299170,2cyclictest0-21swapper/120:35:141
33299170,2cyclictest0-21swapper/120:32:351
33299170,2cyclictest0-21swapper/120:18:431
33299170,2cyclictest0-21swapper/120:12:271
33299170,2cyclictest0-21swapper/120:05:151
33299170,2cyclictest0-21swapper/120:00:231
33299170,2cyclictest0-21swapper/119:40:271
33299170,2cyclictest0-21swapper/119:30:121
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional