You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-02 - 15:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack3slot6s.osadl.org (updated Tue Jun 02, 2026 12:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31256211797,14sleep30-21swapper/307:08:593
31119210784,18sleep00-21swapper/007:07:110
31275210378,6sleep20-21swapper/207:09:142
3115729786,6sleep10-21swapper/107:07:411
55862800,0sleep00-21swapper/012:20:140
258612710,0sleep10-21swapper/109:53:561
86892670,0sleep10-21swapper/111:50:121
243132340,0sleep10-21swapper/109:18:531
31368993228,2cyclictest0-21swapper/311:50:113
211902290,0sleep30-21swapper/310:21:523
3136799232,7cyclictest0-21swapper/211:39:592
185692230,0sleep20-21swapper/212:33:582
135742230,0sleep20-21swapper/209:40:232
3136799220,2cyclictest0-21swapper/208:40:122
3136799210,6cyclictest0-21swapper/209:33:592
3136599210,19cyclictest14783-21rm12:30:130
3136899200,18cyclictest0-21swapper/308:50:123
3136799202,6cyclictest0-21swapper/211:03:022
3136799202,5cyclictest0-21swapper/211:16:022
3136799202,5cyclictest0-21swapper/207:26:022
218632200,1sleep20-21swapper/210:22:552
3136799192,9cyclictest0-21swapper/211:05:042
3136799191,7cyclictest12251-21ssh10:12:592
3136799182,7cyclictest0-21swapper/210:54:592
3136799182,6cyclictest0-21swapper/207:21:022
31367991815,2cyclictest31423-21kworker/u8:108:39:042
31367991815,2cyclictest23272-21kworker/u8:109:53:042
31367991815,2cyclictest15625-21kworker/u8:209:14:052
3136799180,6cyclictest12-21rcu_preempt11:51:582
3136799180,6cyclictest0-21swapper/210:29:022
3136799180,6cyclictest0-21swapper/208:20:022
31368991714,2cyclictest23272-21kworker/u8:109:55:043
31368991714,2cyclictest21879-21kworker/u8:009:30:013
31368991714,2cyclictest15625-21kworker/u8:209:12:043
31368991714,2cyclictest10642-21kworker/u8:210:19:043
31368991712,3cyclictest0-21swapper/308:45:143
3136899171,14cyclictest30640-21diskstats09:25:133
3136899170,15cyclictest0-21swapper/312:20:133
3136899170,12cyclictest0-21swapper/309:21:033
31367991714,2cyclictest26983-21kworker/u8:110:34:012
31367991714,2cyclictest23272-21kworker/u8:109:56:042
31367991714,2cyclictest18104-21kworker/u8:311:41:042
31367991714,2cyclictest16204-21kworker/u8:011:28:032
3136799170,6cyclictest0-21swapper/211:23:592
301982170,0sleep10-21swapper/111:39:021
31368991613,2cyclictest7052-21kworker/u8:207:30:013
31368991613,2cyclictest21618-21kworker/u8:011:02:003
31368991613,2cyclictest20659-21kworker/u8:212:37:043
31368991613,2cyclictest1620-21kworker/u8:312:18:043
31368991612,2cyclictest18104-21kworker/u8:311:26:043
3136899161,13cyclictest0-21swapper/307:20:163
3136899160,2cyclictest0-21swapper/312:34:053
3136899160,2cyclictest0-21swapper/310:04:053
3136799163,8cyclictest15431-21ssh09:10:002
3136799161,7cyclictest0-21swapper/210:40:022
31367991613,2cyclictest9454-21kworker/u8:007:43:042
31367991613,2cyclictest31423-21kworker/u8:108:46:012
31367991613,2cyclictest24676-21kworker/u8:107:12:042
31367991613,2cyclictest10660-21kworker/u8:010:49:042
3136799160,2cyclictest0-21swapper/212:16:032
31366991611,3cyclictest25039-21sh12:06:131
3136699160,5cyclictest0-21swapper/110:33:591
3136699160,14cyclictest0-21swapper/109:40:041
3136699160,12cyclictest0-21swapper/111:25:041
3136599161,13cyclictest8841-21ssh10:42:570
3136899152,7cyclictest0-21swapper/308:15:013
31368991512,2cyclictest5731-21kworker/u8:111:20:043
31368991512,2cyclictest3520-21kworker/u8:011:57:043
31368991512,2cyclictest30225-21kworker/u8:211:40:043
31368991512,2cyclictest26983-21kworker/u8:110:52:013
31368991512,2cyclictest26662-21kworker/u8:112:09:043
31368991512,2cyclictest18104-21kworker/u8:311:30:043
3136899151,12cyclictest22810-21ssh10:57:153
31368991510,3cyclictest3539-21pzem_voltage11:10:493
3136799152,5cyclictest4562-21gdm-simple-gree11:48:592
3136799152,5cyclictest0-21swapper/210:59:592
31367991512,2cyclictest21879-21kworker/u8:009:23:042
31367991512,2cyclictest21754-21kworker/u8:312:07:042
31367991512,2cyclictest15209-21kworker/u8:112:39:042
31367991512,2cyclictest13527-21kworker/u8:207:46:042
31367991512,2cyclictest12611-21kworker/u8:009:04:012
3136799150,10cyclictest0-21swapper/211:32:042
3136699150,13cyclictest31709-21stty07:10:131
3136599150,13cyclictest0-21swapper/009:35:150
28332150,1sleep229-21rcuc/210:03:352
18012151,3sleep31953-21cat07:15:163
89822140,3sleep38993-21ssh09:35:483
3136899149,3cyclictest1579-21cpuspeed_turbos08:35:133
3136899146,5cyclictest0-21swapper/309:16:023
31368991411,2cyclictest9054-21kworker/u8:012:29:043
31368991411,2cyclictest32518-21kworker/u8:010:38:043
31368991411,2cyclictest27595-21kworker/u8:111:08:043
31368991411,2cyclictest21281-21kworker/u8:008:24:043
31368991411,2cyclictest21112-21kworker/u8:212:03:043
31368991411,2cyclictest17024-21kworker/u8:107:55:043
31368991411,2cyclictest10642-21kworker/u8:210:33:043
3136899140,11cyclictest0-21swapper/310:10:113
3136899140,10cyclictest0-21swapper/311:16:013
31367991411,2cyclictest7765-21kworker/u8:209:49:042
31367991411,2cyclictest7192-21kworker/u8:208:56:042
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional