You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-28 - 21:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack3slot6s.osadl.org (updated Fri Nov 28, 2025 12:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30333212098,16sleep10-21swapper/107:06:211
29838211896,15sleep20-21swapper/207:05:222
30420211793,19sleep00-21swapper/007:07:280
29847210987,15sleep30-21swapper/307:05:233
300582760,0sleep30-21swapper/311:44:183
191272760,0sleep20-21swapper/210:57:282
63712670,2sleep09-21ksoftirqd/011:18:500
34992670,0sleep30-21swapper/307:20:243
110512670,0sleep00-21swapper/010:49:280
30492630,1sleep30-21swapper/308:40:133
3065199370,2cyclictest0-21swapper/310:30:133
312432260,1sleep0101ktimersoftd/012:20:100
3065099253,17cyclictest0-21swapper/212:19:052
3064999240,7cyclictest0-21swapper/111:05:111
3065099233,18cyclictest0-21swapper/211:22:052
30651992219,2cyclictest9759-21kworker/u8:311:28:053
30650992219,2cyclictest19210-21kworker/u8:309:28:042
30650992219,2cyclictest16716-21kworker/u8:209:16:012
3065099221,19cyclictest0-21swapper/210:44:012
3065099220,17cyclictest0-21swapper/210:25:052
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional