You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-16 - 04:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6s.osadl.org (updated Sun Nov 16, 2025 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
12029211795,16sleep30-21swapper/319:06:383
120022116105,6sleep10-21swapper/119:06:161
12099211595,14sleep20-21swapper/219:07:292
120532114103,6sleep00-21swapper/019:06:550
137312810,0sleep00-21swapper/022:35:150
172932740,0sleep00-21swapper/023:45:540
154232740,1sleep229-21rcuc/219:15:212
151102720,1sleep00-21swapper/000:18:210
282102710,0sleep10-21swapper/123:24:471
1232699371,18cyclictest0-21swapper/323:20:133
12323993717,18cyclictest0-21swapper/019:55:150
12325993616,18cyclictest0-21swapper/219:55:152
139922280,0sleep20-21swapper/222:00:542
318772260,0sleep30-21swapper/321:45:523
1232599220,17cyclictest0-21swapper/223:20:042
25942210,1sleep20-21swapper/222:24:022
1232399210,19cyclictest0-21swapper/019:20:120
241522200,1sleep2301ktimersoftd/223:54:142
12325992017,2cyclictest18096-21kworker/u8:121:33:042
1232599200,2cyclictest0-21swapper/222:40:122
1232599200,18cyclictest0-21swapper/219:20:122
1232499200,2cyclictest0-21swapper/119:25:161
4232190,1sleep3381ktimersoftd/321:14:263
1232699190,18cyclictest0-21swapper/319:55:153
12325991916,2cyclictest20625-21kworker/u8:022:45:122
12325991916,2cyclictest20625-21kworker/u8:022:18:042
12325991915,2cyclictest20472-21ssh21:35:112
1232599191,2cyclictest28500-21diskmemload22:08:052
1232599190,2cyclictest0-21swapper/220:25:142
1232699181,3cyclictest0-21swapper/322:25:183
12325991815,2cyclictest28192-21kworker/u8:221:45:042
12325991815,2cyclictest20625-21kworker/u8:022:39:042
1232599180,13cyclictest0-21swapper/200:01:042
1232599172,2cyclictest0-21swapper/221:11:042
12325991714,2cyclictest9001-21kworker/u8:123:44:042
12325991714,2cyclictest5251-21kworker/u8:200:38:032
12325991714,2cyclictest32576-21kworker/u8:023:04:042
12325991714,2cyclictest30143-21kworker/u8:020:06:042
12325991714,2cyclictest26082-21kworker/u8:219:43:042
1232699162,8cyclictest0-21swapper/323:50:003
12325991613,2cyclictest9505-21kworker/u8:123:08:042
12325991613,2cyclictest6496-21kworker/u8:020:46:042
12325991613,2cyclictest6496-21kworker/u8:020:16:012
12325991613,2cyclictest31163-21kworker/u8:223:33:042
12325991613,2cyclictest31163-21kworker/u8:223:28:042
12325991613,2cyclictest30143-21kworker/u8:019:54:042
12325991613,2cyclictest26082-21kworker/u8:219:45:042
12325991613,2cyclictest22175-21kworker/u8:021:07:042
12325991613,2cyclictest14086-21kworker/u8:120:38:042
12325991613,2cyclictest14086-21kworker/u8:120:38:042
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional