You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-03 - 23:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6s.osadl.org (updated Fri Apr 03, 2026 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
18298211796,16sleep10-21swapper/107:08:371
176722117105,6sleep30-21swapper/307:05:413
17671211797,15sleep20-21swapper/207:05:412
649121090,0sleep10-21swapper/112:00:511
17699210695,6sleep00-21swapper/007:05:550
67632720,0sleep00-21swapper/010:20:210
72552670,3sleep01844099cyclictest10:55:120
219482650,0sleep30-21swapper/311:44:053
219482650,0sleep30-21swapper/311:44:043
169772280,0sleep30-21swapper/312:11:393
65902220,1sleep337-21rcuc/312:35:123
1844699220,5cyclictest0-21swapper/311:46:053
1844699220,5cyclictest0-21swapper/311:46:053
1844399220,17cyclictest0-21swapper/112:22:051
1844399220,17cyclictest0-21swapper/109:45:031
1844699210,4cyclictest0-21swapper/312:19:043
1844399210,16cyclictest0-21swapper/108:23:041
1844399210,16cyclictest0-21swapper/108:23:041
151592210,1sleep30-21swapper/311:03:093
1844699203,15cyclictest0-21swapper/312:29:043
1844699201,17cyclictest0-21swapper/312:03:043
1844699200,4cyclictest0-21swapper/308:40:043
1844699200,3cyclictest0-21swapper/309:49:053
1844399200,15cyclictest0-21swapper/112:16:041
206782190,1sleep00-21swapper/008:35:000
1844699191,3cyclictest0-21swapper/309:07:043
1844699191,2cyclictest0-21swapper/311:26:023
1844699191,16cyclictest0-21swapper/307:12:043
1844699190,5cyclictest0-21swapper/308:57:043
1844699190,4cyclictest0-21swapper/307:42:043
1844699190,3cyclictest0-21swapper/310:40:053
18443991916,2cyclictest1512-21kworker/u8:009:25:051
1844399190,2cyclictest0-21swapper/111:40:061
1844399190,2cyclictest0-21swapper/111:40:061
1844399190,2cyclictest0-21swapper/107:16:061
1844399190,18cyclictest0-21swapper/107:52:041
1844399190,14cyclictest0-21swapper/111:22:051
1844399190,14cyclictest0-21swapper/110:50:051
1844399190,14cyclictest0-21swapper/109:02:051
166422190,0sleep10-21swapper/111:05:071
162502190,4sleep01844099cyclictest08:21:020
162502190,4sleep01844099cyclictest08:21:020
55092180,1sleep00-21swapper/012:00:130
1844699182,2cyclictest0-21swapper/310:08:053
1844699180,5cyclictest0-21swapper/312:08:053
1844699180,4cyclictest0-21swapper/308:25:043
1844699180,2cyclictest0-21swapper/309:33:043
1844399180,2cyclictest0-21swapper/110:59:051
1844399180,17cyclictest0-21swapper/111:32:051
1844399180,16cyclictest0-21swapper/108:44:051
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional