You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-02 - 01:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6s.osadl.org (updated Fri May 01, 2026 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
14597211995,19sleep00-21swapper/007:08:330
14636211794,17sleep20-21swapper/207:09:022
14635211194,12sleep10-21swapper/107:09:021
14456210796,6sleep30-21swapper/307:06:433
298922850,0sleep00-21swapper/011:26:350
261552740,1sleep2301ktimersoftd/210:48:252
218222730,0sleep00-21swapper/012:28:240
182482730,0sleep30-21swapper/308:36:003
55442680,0sleep00-21swapper/009:50:590
55442680,0sleep00-21swapper/009:50:590
189862250,1sleep00-21swapper/009:30:380
1474599213,2cyclictest31003-21diskmemload10:39:041
14745992017,2cyclictest20957-21kworker/u8:007:49:041
14748991916,2cyclictest31938-21kworker/u8:210:39:043
14746991916,2cyclictest30733-21kworker/u8:111:42:042
14746991916,2cyclictest16166-21kworker/u8:212:25:042
14746991916,2cyclictest13168-21kworker/u8:209:03:042
14745991916,2cyclictest993-21kworker/u8:108:02:011
14745991916,2cyclictest29573-21kworker/u8:010:52:041
14745991916,2cyclictest29549-21kworker/u8:012:10:011
14745991916,2cyclictest23026-21kworker/u8:112:19:041
14745991916,2cyclictest20234-21kworker/u8:010:15:041
14745991916,2cyclictest18291-21kworker/u8:111:14:041
14745991916,2cyclictest16991-21kworker/u8:207:23:041
1474599191,16cyclictest0-21swapper/112:39:041
14746991815,2cyclictest7057-21kworker/u8:009:20:052
14746991815,2cyclictest20957-21kworker/u8:007:42:052
1474599184,12cyclictest207150irq/24-eth110:25:291
14745991815,2cyclictest7057-21kworker/u8:009:24:051
14745991815,2cyclictest30733-21kworker/u8:111:34:051
14745991815,2cyclictest23160-21kworker/u8:108:59:051
14745991815,2cyclictest22501-21kworker/u8:110:04:041
14745991815,2cyclictest20885-21kworker/u8:012:30:051
14745991815,2cyclictest2037-21kworker/u8:109:17:041
14745991815,2cyclictest2037-21kworker/u8:109:14:051
14745991815,2cyclictest15604-21kworker/u8:209:34:041
14745991815,2cyclictest13168-21kworker/u8:209:09:041
14745991814,3cyclictest20957-21kworker/u8:008:07:051
1474599181,2cyclictest31003-21diskmemload10:40:051
1474599180,13cyclictest0-21swapper/109:27:041
14744991815,2cyclictest7057-21kworker/u8:009:23:050
14744991815,2cyclictest13382-21kworker/u8:210:05:050
14746991714,2cyclictest4403-21kworker/u8:311:49:042
14746991714,2cyclictest3168-21kworker/u8:211:05:052
14746991714,2cyclictest18291-21kworker/u8:111:15:042
1474699170,2cyclictest0-21swapper/210:39:042
1474699170,15cyclictest0-21swapper/210:05:042
14745991714,2cyclictest9139-21kworker/u8:011:20:051
14745991714,2cyclictest4403-21kworker/u8:311:57:051
14745991714,2cyclictest3168-21kworker/u8:211:03:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional