You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-14 - 17:28

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6s.osadl.org (updated Sun Dec 14, 2025 12:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
295822114103,6sleep10-21swapper/107:05:231
29907210784,18sleep00-21swapper/007:09:350
29883210796,6sleep30-21swapper/307:09:183
29770210089,6sleep20-21swapper/207:07:492
201732750,0sleep0101ktimersoftd/012:10:190
29966993617,18cyclictest0-21swapper/109:25:121
2996699361,19cyclictest0-21swapper/110:50:131
105242310,0sleep10-21swapper/111:25:151
2996899250,2cyclictest0-21swapper/310:50:133
195412230,2sleep1221ktimersoftd/111:35:121
205292220,1sleep320531-21grep11:00:243
2996699212,2cyclictest0-21swapper/108:30:111
2996699211,18cyclictest0-21swapper/110:20:131
39302200,1sleep00-21swapper/010:43:130
2996899200,2cyclictest0-21swapper/308:30:123
2996899200,18cyclictest0-21swapper/310:20:133
2996699200,18cyclictest0-21swapper/111:55:111
29965991916,2cyclictest0-21swapper/009:50:120
29965991815,2cyclictest0-21swapper/010:05:120
2996799171,14cyclictest14266-21latency_hist12:05:002
2996699171,3cyclictest6675-21snmpd10:15:141
29968991611,3cyclictest0-21swapper/309:40:153
2996799161,13cyclictest0-21swapper/212:20:542
2996799160,2cyclictest14033-21diskmemload11:10:352
2996699166,7cyclictest7497-21gdm-simple-gree09:19:581
2996599160,14cyclictest0-21swapper/011:54:450
2996899156,5cyclictest2-21kthreadd11:08:043
2996799152,6cyclictest0-21swapper/212:10:012
29967991512,2cyclictest0-21swapper/211:21:302
2996799151,12cyclictest14033-21diskmemload11:05:232
29967991510,3cyclictest0-21swapper/210:32:312
2996799150,13cyclictest14033-21diskmemload09:49:312
2996799150,13cyclictest0-21swapper/208:45:062
29966991510,3cyclictest0-21swapper/107:15:201
2996699150,2cyclictest0-21swapper/111:42:291
2996699150,13cyclictest0-21swapper/109:14:281
2996599151,12cyclictest28784-21diskstats12:20:140
29965991511,2cyclictest14033-21diskmemload10:58:540
29965991510,3cyclictest15274-21hddtemp_smartct11:30:140
29965991510,3cyclictest0-21swapper/011:25:190
2996599150,13cyclictest0-21swapper/010:47:240
2996599150,13cyclictest0-21swapper/009:38:080
29968991411,2cyclictest7562-21ssh11:21:183
29968991411,2cyclictest0-21swapper/312:31:493
29968991411,2cyclictest0-21swapper/312:28:583
29968991411,2cyclictest0-21swapper/310:45:283
29968991411,2cyclictest0-21swapper/309:56:073
2996899141,11cyclictest0-21swapper/310:07:023
29968991410,2cyclictest0-21swapper/309:46:483
2996899140,2cyclictest0-21swapper/312:15:293
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional