You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-03 - 03:43
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6.osadl.org (updated Wed Dec 03, 2025 00:45:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
79769911583,22cyclictest14-21ksoftirqd/022:30:220
79769911583,22cyclictest14-21ksoftirqd/022:30:210
79839911275,25cyclictest26-21ksoftirqd/122:35:171
79839910733,29cyclictest0-21swapper/120:55:111
79839910664,30cyclictest26-21ksoftirqd/123:00:151
79839910529,65cyclictest0-21swapper/119:50:161
79839910364,28cyclictest26-21ksoftirqd/121:30:141
7983999944,43cyclictest26-21ksoftirqd/120:30:251
7983999850,36cyclictest26-21ksoftirqd/121:05:151
7983999752,32cyclictest26-21ksoftirqd/121:50:171
7976999713,71cyclictest0-21swapper/020:15:150
7983999651,30cyclictest26-21ksoftirqd/122:40:151
7983999651,30cyclictest26-21ksoftirqd/122:40:141
7983999650,34cyclictest26-21ksoftirqd/122:15:141
7983999648,32cyclictest26-21ksoftirqd/120:25:151
7983999648,32cyclictest26-21ksoftirqd/120:25:141
7983999613,69cyclictest0-21swapper/120:05:141
82172950,6chrt8220-21sed20:40:020
7983999513,67cyclictest0-21swapper/123:50:171
7983999511,68cyclictest19270-21diskmemload21:10:161
7976999513,70cyclictest0-21swapper/022:55:130
7983999437,39cyclictest26-21ksoftirqd/120:35:161
7983999432,50cyclictest26-21ksoftirqd/121:35:141
7983999314,64cyclictest0-21swapper/121:55:121
7983999313,67cyclictest0-21swapper/100:35:131
7983999313,66cyclictest0-21swapper/123:55:121
7983999311,67cyclictest0-21swapper/119:55:161
7983999212,65cyclictest0-21swapper/100:25:151
7983999212,60cyclictest0-21swapper/122:05:251
7983999212,60cyclictest0-21swapper/122:05:241
7983999210,66cyclictest0-21swapper/123:40:151
7976999210,66cyclictest19270-21diskmemload21:10:120
7983999126,51cyclictest0-21swapper/119:15:141
7983999113,61cyclictest0-21swapper/122:45:141
7983999113,61cyclictest0-21swapper/120:50:161
7983999111,60cyclictest0-21swapper/120:45:171
7976999111,69cyclictest0-21swapper/019:10:130
747429138,42sleep10-21swapper/119:06:401
7983999043,30cyclictest26-21ksoftirqd/123:25:131
7983999012,57cyclictest0-21swapper/122:30:231
7983999012,57cyclictest0-21swapper/122:30:231
7983999011,61cyclictest0-21swapper/122:20:151
776229018,26sleep00-21swapper/019:09:130
798399897,63cyclictest10152-21seq23:45:141
7983998936,32cyclictest26-21ksoftirqd/100:20:151
797699899,25cyclictest0-21swapper/000:20:140
7983998812,54cyclictest0-21swapper/119:45:141
7983998811,60cyclictest0-21swapper/119:25:161
7983998810,28cyclictest0-21swapper/119:40:171
7983998810,28cyclictest0-21swapper/119:40:161
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional