You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-26 - 02:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6.osadl.org (updated Thu Mar 26, 2026 00:45:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
282429910913,27cyclictest0-21swapper/122:00:121
282429910816,29cyclictest0-21swapper/100:20:131
28241991066,80cyclictest0-21swapper/000:30:160
28241991066,77cyclictest0-21swapper/022:30:120
28241991059,75cyclictest0-21swapper/023:40:110
282429910412,29cyclictest0-21swapper/100:35:111
28241991048,71cyclictest0-21swapper/023:05:120
28241991047,75cyclictest0-21swapper/022:45:130
28241991046,75cyclictest0-21swapper/020:45:100
282429910312,80cyclictest0-21swapper/120:10:131
28241991037,74cyclictest0-21swapper/019:40:110
282419910314,67cyclictest0-21swapper/021:30:130
28241991028,73cyclictest0-21swapper/020:50:110
28241991026,77cyclictest0-21swapper/000:25:130
28241991026,75cyclictest0-21swapper/021:00:130
28241991017,74cyclictest0-21swapper/020:05:130
28241991017,74cyclictest0-21swapper/020:05:130
28241991017,73cyclictest0-21swapper/023:00:120
28241991017,73cyclictest0-21swapper/023:00:110
28241991017,73cyclictest0-21swapper/020:25:140
28241991017,73cyclictest0-21swapper/019:35:220
28241991017,71cyclictest0-21swapper/021:40:130
28241991016,74cyclictest0-21swapper/019:45:140
28241991016,73cyclictest0-21swapper/021:05:120
28241991008,72cyclictest0-21swapper/021:45:100
28241991007,72cyclictest0-21swapper/020:20:120
28241991007,71cyclictest0-21swapper/022:20:130
282419910035,40cyclictest5651-21ntp_states22:35:320
282419910010,71cyclictest0-21swapper/021:25:150
282419910010,70cyclictest0-21swapper/022:40:150
28242999972,17cyclictest26-21ksoftirqd/123:30:121
28242999914,29cyclictest0-21swapper/100:15:141
2824199998,71cyclictest0-21swapper/020:35:110
2824199997,72cyclictest0-21swapper/021:35:120
2824199996,73cyclictest0-21swapper/020:00:250
2824199996,71cyclictest0-21swapper/022:50:110
10352990,5chrt1034-21/usr/sbin/munin19:20:350
2824199989,69cyclictest0-21swapper/023:10:130
2824199989,61cyclictest0-21swapper/022:25:230
2824199987,71cyclictest0-21swapper/023:55:130
2824199987,71cyclictest0-21swapper/020:30:150
2824199987,71cyclictest0-21swapper/000:05:250
2824199987,70cyclictest0-21swapper/021:15:110
28241999811,65cyclictest0-21swapper/023:45:120
2824199978,69cyclictest0-21swapper/022:10:110
2824199977,69cyclictest0-21swapper/023:50:120
2824199976,73cyclictest0-21swapper/021:50:140
2824199976,71cyclictest0-21swapper/019:10:240
28242999672,16cyclictest26-21ksoftirqd/122:20:091
2824199967,67cyclictest0-21swapper/022:15:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional