You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-13 - 12:02
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6.osadl.org (updated Wed May 13, 2026 00:45:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
6353991147,26cyclictest0-21swapper/022:15:110
63539911248,33cyclictest0-21swapper/019:20:120
6353991097,78cyclictest0-21swapper/021:00:140
6353999618,30cyclictest14-21ksoftirqd/023:20:120
6357999563,18cyclictest26-21ksoftirqd/119:25:151
619629433,50sleep10-21swapper/119:09:461
6357999364,19cyclictest26-21ksoftirqd/123:35:121
635399938,18cyclictest0-21swapper/020:10:130
6357999063,16cyclictest26-21ksoftirqd/123:30:121
6357999063,16cyclictest26-21ksoftirqd/123:30:121
6357998758,19cyclictest26-21ksoftirqd/121:00:151
6357998657,20cyclictest26-21ksoftirqd/121:50:131
6357998555,21cyclictest26-21ksoftirqd/121:15:131
6357998555,19cyclictest26-21ksoftirqd/122:55:151
6357998554,21cyclictest26-21ksoftirqd/123:00:161
635399849,57cyclictest0-21swapper/020:55:110
635399849,57cyclictest0-21swapper/020:55:110
6357998153,20cyclictest26-21ksoftirqd/121:05:111
6357998149,22cyclictest26-21ksoftirqd/120:00:121
6357997951,17cyclictest26-21ksoftirqd/100:30:261
6357997950,18cyclictest26-21ksoftirqd/120:45:121
6357997939,31cyclictest0-21swapper/120:20:131
6357997939,31cyclictest0-21swapper/120:20:131
6357997849,18cyclictest26-21ksoftirqd/123:50:121
57552786,24sleep00-21swapper/019:05:340
6357997747,18cyclictest26-21ksoftirqd/121:30:131
6357997745,20cyclictest26-21ksoftirqd/120:50:141
6357997712,50cyclictest562-21runrttasks19:20:151
6353997710,50cyclictest0-21swapper/019:55:140
6357997642,22cyclictest26-21ksoftirqd/120:10:151
6357997544,19cyclictest26-21ksoftirqd/119:35:121
6357997513,48cyclictest0-21swapper/123:55:131
6357997512,49cyclictest0-21swapper/121:40:141
635399758,21cyclictest151rcu_preempt19:30:120
635399756,16cyclictest0-21swapper/022:05:110
6353997511,48cyclictest0-21swapper/020:30:230
6357997442,21cyclictest26-21ksoftirqd/121:45:131
6357997440,23cyclictest26-21ksoftirqd/121:20:111
635399748,50cyclictest0-21swapper/020:45:130
635799739,49cyclictest806-21chrt20:25:131
6357997339,22cyclictest26-21ksoftirqd/119:15:151
635399737,50cyclictest0-21swapper/000:20:150
6353997329,27cyclictest0-21swapper/000:30:220
635799729,50cyclictest16747-21diskmemload21:10:181
635799729,48cyclictest19847-21runrttasks22:50:131
6357997240,20cyclictest26-21ksoftirqd/122:00:141
6357997214,45cyclictest0-21swapper/122:05:121
6357997124,34cyclictest26-21ksoftirqd/100:00:051
635399717,48cyclictest0-21swapper/021:55:130
635399716,46cyclictest0-21swapper/023:05:130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional