You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-28 - 23:12
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot2.osadl.org (updated Sat Jun 28, 2025 12:43:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
74502160,0irq/46-4a10000014178-1kworker/u3:006:53:220
146199912741,0cyclictest0-21swapper11:13:560
146199912344,0cyclictest31903-21runrttasks07:42:570
146199912340,0cyclictest0-21swapper09:01:530
146199912336,0cyclictest0-21swapper12:18:310
146199912336,0cyclictest0-21swapper07:30:030
146199912242,0cyclictest0-21swapper10:51:370
146199912242,0cyclictest0-21swapper07:02:440
146199912237,0cyclictest15808-21/usr/sbin/munin10:06:470
146199912143,0cyclictest21355-21/usr/sbin/munin07:12:210
146199912142,0cyclictest16295-21/usr/sbin/munin08:32:220
146199912141,0cyclictest0-21swapper07:57:000
146199912137,0cyclictest0-21swapper08:21:010
146199912050,0cyclictest7350irq/45-4a10000007:37:410
146199912042,0cyclictest0-21swapper11:21:550
146199912041,0cyclictest18421-21runrttasks08:38:580
146199912041,0cyclictest0-21swapper10:22:030
146199912041,0cyclictest0-21swapper08:47:010
146199911948,0cyclictest7350irq/45-4a10000010:36:550
146199911941,0cyclictest0-21swapper10:57:220
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional