You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-26 - 18:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of all highest latencies:
System rack4slot2.osadl.org (updated Sun Jul 26, 2026 12:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
73502350,0irq/45-4a10000030663-1kworker/u3:407:03:560
5441999572,0cyclictest0-21swapper07:59:260
5441999158,0cyclictest0-21swapper07:29:170
5441999157,0cyclictest0-21swapper10:49:250
5441999058,0cyclictest0-21swapper08:29:240
5441999057,0cyclictest0-21swapper07:13:560
5441998958,0cyclictest0-21swapper12:04:160
5441998957,0cyclictest0-21swapper08:24:130
5441998864,0cyclictest0-21swapper07:34:230
5441998857,0cyclictest0-21swapper11:49:120
5441998856,0cyclictest0-21swapper09:44:140
5441998856,0cyclictest0-21swapper08:44:140
5441998757,0cyclictest0-21swapper09:09:000
5441998756,0cyclictest0-21swapper10:09:170
5441998755,0cyclictest0-21swapper07:09:040
5441998754,0cyclictest0-21swapper11:54:190
5441998754,0cyclictest0-21swapper07:44:090
5441998655,0cyclictest0-21swapper11:34:230
5441998655,0cyclictest0-21swapper08:04:060
5441998653,0cyclictest0-21swapper08:54:130
5441998565,0cyclictest30285-21df_abs08:18:440
5441998564,0cyclictest0-21swapper12:09:180
5441998555,0cyclictest0-21swapper11:14:210
5441998553,0cyclictest0-21swapper08:34:250
5441998552,0cyclictest0-21swapper10:14:220
5441998457,0cyclictest1618-21sort10:04:090
5441998453,0cyclictest0-21swapper09:34:040
5441998452,0cyclictest0-21swapper11:24:110
5441998452,0cyclictest0-21swapper10:24:170
5441998451,0cyclictest0-21swapper12:34:020
5441998449,0cyclictest0-21swapper11:13:260
5441998449,0cyclictest0-21swapper07:48:580
5441998362,0cyclictest0-21swapper10:29:160
5441998352,0cyclictest0-21swapper07:54:280
5441998351,0cyclictest0-21swapper08:49:210
5441998256,0cyclictest0-21swapper10:57:250
5441998163,0cyclictest9402-21sh12:03:250
5441998162,0cyclictest16882-21if_eth012:24:010
5441998153,0cyclictest0-21swapper11:39:440
5441998153,0cyclictest0-21swapper09:53:290
5441998152,0cyclictest0-21swapper12:13:280
5441998149,0cyclictest4943-21if_eth008:39:050
5441998149,0cyclictest0-21swapper09:49:030
5441998149,0cyclictest0-21swapper09:03:510
5441998149,0cyclictest0-21swapper08:09:130
5441998062,0cyclictest3131-21fschecks_time11:43:540
5441998056,0cyclictest17675-21runrttasks07:41:010
5441998053,0cyclictest0-21swapper08:17:230
5441997955,0cyclictest0-21swapper11:05:440
5441997952,0cyclictest0-21swapper10:00:420
5441997952,0cyclictest0-21swapper09:27:440
5441997951,0cyclictest0-21swapper07:22:100
5441997950,0cyclictest0-21swapper07:23:430
5441997859,0cyclictest21595-21aten_r4power_vo09:28:390
5441997856,0cyclictest28107-21runrttasks11:22:470
5441997856,0cyclictest21128-21runrttasks11:01:350
5441997844,0cyclictest25686-21pluginstate09:39:280
5441997758,0cyclictest12891-21latency_hist09:03:280
5441997660,0cyclictest17830-21runrttasks09:17:290
5441997656,0cyclictest0-21swapper10:43:500
5441997651,0cyclictest0-21swapper11:28:530
5441997650,0cyclictest0-21swapper12:19:100
5441997546,0cyclictest0-21swapper12:29:130
5441997459,0cyclictest18722-21meminfo09:19:180
5441997446,0cyclictest0-21swapper10:36:310
5441997157,0cyclictest7350irq/45-4a10000010:39:190
5441997050,0cyclictest0-21swapper10:19:400
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional