You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-11 - 18:17
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot3.osadl.org (updated Wed Feb 11, 2026 12:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1462221180,4sleep014623-21netstat10:06:090
8266211413,88sleep07701-21munin-node11:26:070
20251211316,23sleep020327-21df07:05:440
32372210514,16sleep032384-21munin-node07:41:210
27727210314,76sleep027747-21timerandwakeup09:06:240
8882990,4sleep0889-21latency_hist09:25:320
2615229914,15sleep03250-21snmpd07:22:010
21792999815,73cyclictest24221-21munin-node10:36:000
1988629814,16sleep03250-21snmpd08:42:370
21792999715,72cyclictest17759-21munin-node08:36:160
1256729714,16sleep012571-21df_abs10:00:440
21792999614,72cyclictest25995-21seq09:01:170
140629614,15sleep01409-21open_files07:46:120
21792999515,72cyclictest10746-21cpu08:15:440
21792999515,71cyclictest26423-21users10:41:280
21792999515,70cyclictest6574-21date08:01:220
21792999514,72cyclictest31073-21unixbench_singl09:16:270
21792999514,71cyclictest11692-21timerwakeupswit09:56:260
21792999514,45cyclictest3568-21runrttasks10:11:010
21792999415,70cyclictest11165-21diskstats11:35:480
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional