You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-11 - 00:20
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot3.osadl.org (updated Tue Feb 10, 2026 12:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
11984211717,23sleep011985-21sshd07:08:370
13875210714,81sleep012871-21munin-node12:11:240
13799210714,80sleep013801-21sshd08:53:380
7702210314,16sleep07777-21wc10:15:250
3928210114,15sleep03929-21users10:01:230
25338210119,16sleep025371-21aten_r4power_en07:50:340
17425210114,74sleep017211-21munin-node07:25:430
3149210014,15sleep03150-21iostat_ios08:20:530
22488210014,15sleep022528-21munin-node09:20:460
764429914,16sleep03250-21snmpd11:53:360
2942429914,15sleep029443-21awk09:41:100
1531829914,16sleep015324-21users10:36:240
1623729814,16sleep016235-21ntp_states07:21:080
846129714,16sleep08492-21proc_pri10:16:080
2450629714,16sleep024509-21iostat_ios11:05:550
497629614,15sleep04553-21munin-node10:05:500
3092029615,15sleep030936-21missed_timers09:46:010
12315999614,72cyclictest31857-21aten_r4power_cu08:10:350
968629514,15sleep09687-21iostat_ios08:40:540
2489029514,15sleep024895-21users09:26:200
1269029514,16sleep012736-21cut10:30:350
12315999514,71cyclictest3568-21runrttasks10:26:480
12315999414,71cyclictest12647-21fschecks_time07:10:450
987229314,15sleep09873-21irqstats10:20:550
2121129314,15sleep021212-21diskstats12:35:440
12315999315,68cyclictest4378-21aten_r4power_cu08:25:350
12315999315,68cyclictest1300-21munin-node09:55:360
12315999315,41cyclictest17498-21aten_r4power_vo09:05:370
12315999314,69cyclictest31907-21chrt11:28:560
12315999313,71cyclictest14132-21munin-node08:55:340
3086529214,15sleep030867-21ntp_states08:06:060
1969429213,15sleep019720-21munin-node09:11:120
12315999215,68cyclictest6038-21munin-node08:30:380
12315999215,68cyclictest11100-21seq08:45:440
12315999214,69cyclictest32482-21fschecks_count11:30:460
12315999213,70cyclictest21049-21fschecks_count10:55:450
1189029213,16sleep011918-21open_inodes12:06:100
819029114,15sleep08208-21munin-node08:36:020
362829113,15sleep03661-21date11:41:030
2129329114,15sleep021291-21ntp_states09:16:090
1658729115,16sleep016585-21ntp_states10:41:070
12315999114,68cyclictest20461-21munin-node07:35:440
12315999114,68cyclictest16607-21latency12:20:570
12315999114,40cyclictest19345-21latency_hist12:30:270
625129014,15sleep06303-21cat11:50:270
2936429014,16sleep029375-21iostat11:20:520
12315999014,66cyclictest19637-21munin-node10:50:560
1934828914,15sleep019354-21load07:30:580
12315998914,66cyclictest9628-21aten_r4power_cu12:00:330
12315998914,66cyclictest16009-21ls12:20:240
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional