You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-06 - 09:33
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot3.osadl.org (updated Fri Feb 06, 2026 00:43:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1708216400,5sleep025704-21sshd19:08:330
32029917415,149cyclictest25704-21sshd21:28:390
32029917316,148cyclictest25704-21sshd23:12:190
32029917115,118cyclictest25704-21sshd19:38:430
32029916617,140cyclictest25704-21sshd22:34:030
32029916615,142cyclictest25704-21sshd00:13:240
32029916417,113cyclictest8-21rcu_preempt19:29:510
32029916316,112cyclictest25704-21sshd21:09:410
32029916315,138cyclictest25704-21sshd19:58:390
32029916218,135cyclictest25704-21sshd21:02:490
32029916216,115cyclictest25704-21sshd23:38:060
32029916215,138cyclictest25704-21sshd21:56:130
32029916019,132cyclictest25704-21sshd19:35:240
32029916016,135cyclictest25704-21sshd21:51:010
32029916016,134cyclictest25704-21sshd19:54:350
32029916015,136cyclictest25704-21sshd21:39:340
32029915816,133cyclictest25704-21sshd22:43:530
32029915816,110cyclictest25704-21sshd20:33:010
32029915715,110cyclictest25704-21sshd23:46:480
32029915715,107cyclictest25704-21sshd23:41:410
32029915516,129cyclictest25704-21sshd22:24:050
32029915515,131cyclictest25704-21sshd00:24:560
32029915515,109cyclictest25704-21sshd22:30:110
32029915418,105cyclictest25704-21sshd21:47:490
32029915416,129cyclictest25704-21sshd23:30:310
32029915416,105cyclictest25704-21sshd00:31:470
32029915415,129cyclictest25704-21sshd20:17:540
32029915415,128cyclictest25704-21sshd22:57:080
32029915316,128cyclictest25704-21sshd22:20:400
32029915315,129cyclictest25704-21sshd22:14:090
32029915315,128cyclictest25704-21sshd22:59:540
32029915119,102cyclictest25704-21sshd21:27:340
32029915116,18cyclictest25704-21sshd19:24:060
32029915116,125cyclictest25704-21sshd22:08:400
32029915115,127cyclictest25704-21sshd20:19:050
32029915115,126cyclictest25704-21sshd20:53:170
32029915114,127cyclictest8-21rcu_preempt19:23:170
32029915114,127cyclictest4262-21runrttasks20:55:350
32029915016,125cyclictest25704-21sshd23:14:140
32029915015,126cyclictest25704-21sshd23:04:090
32029915015,126cyclictest25704-21sshd20:10:250
32029915014,127cyclictest3695-21runrttasks19:44:400
32029915014,126cyclictest25704-21sshd23:49:170
32029914916,124cyclictest25704-21sshd20:34:140
32029914916,124cyclictest25704-21sshd00:05:360
32029914916,108cyclictest25704-21sshd21:05:140
32029914915,111cyclictest25704-21sshd22:00:320
32029914915,111cyclictest25704-21sshd21:18:240
32029914816,123cyclictest25704-21sshd23:56:310
32029914816,123cyclictest25704-21sshd23:27:200
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional