You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-15 - 10:26
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot3.osadl.org (updated Thu Jan 15, 2026 00:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
8846211114,32sleep08856-21df_abs00:37:060
30093210514,22sleep030094-21ntp_states22:22:300
32607210213,18sleep032674-21cat22:31:520
4088210114,16sleep04086-21ntp_states21:02:340
9631210014,16sleep03377-21snmpd21:20:130
32725210014,17sleep032747-21if_err_eth019:12:160
21964210014,16sleep021976-21switchtime20:17:440
2659629914,16sleep026627-21netstat20:32:290
1118929914,16sleep011183-40yum-updatesd-he19:46:050
2388429814,15sleep023911-21awk23:42:400
32347999715,73cyclictest11776-21diskstats21:27:070
2808729715,16sleep028088-21iostat_ios20:37:200
2483929714,15sleep024840-21irqstats20:27:210
1194329714,16sleep011947-21sh23:07:050
32347999614,73cyclictest3695-21runrttasks21:36:310
32347999614,73cyclictest14672-21aten_r4power_cu19:57:000
276329615,16sleep02764-21users20:57:500
185829615,16sleep01898-21perl19:17:120
1834429614,16sleep018347-21sshd20:07:240
32347999515,71cyclictest4562-21seq00:22:380
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional