You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-08 - 00:25
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Tue Jul 07, 2026 12:44:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
46050530irq/122-QManpo6152-2110:48:550
46050530irq/122-QManpo6152-2110:48:550
641699481cyclictest32641-21sendmail-msp10:11:341
641699481cyclictest32641-21sendmail-msp10:11:341
641699472cyclictest26467-21/usr/sbin/munin09:54:191
641699472cyclictest26467-21/usr/sbin/munin09:54:191
641699472cyclictest26467-21/usr/sbin/munin09:54:191
641699472cyclictest1959-21runrttasks09:33:421
641699472cyclictest1959-21runrttasks09:33:421
641699472cyclictest1959-21runrttasks09:33:421
641699472cyclictest1959-21runrttasks09:33:421
641699471cyclictest29979-21sendmail-msp11:14:041
641699471cyclictest29979-21sendmail-msp11:14:041
641699471cyclictest29979-21sendmail-msp11:14:041
71460rcu_preempt0-21swapper/109:49:001
71460rcu_preempt0-21swapper/109:49:001
71460rcu_preempt0-21swapper/109:49:001
641699462cyclictest32378-21/usr/sbin/munin08:49:161
641699462cyclictest32378-21/usr/sbin/munin08:49:161
6416994612cyclictest12446-21sh12:34:141
6416994612cyclictest12446-21sh12:34:141
6416994612cyclictest12446-21sh12:34:141
46050460irq/122-QManpo1441-2110:48:550
46050460irq/122-QManpo1441-2110:48:550
71450rcu_preempt0-21swapper/111:08:281
71450rcu_preempt0-21swapper/111:08:281
71450rcu_preempt0-21swapper/111:08:281
641699454cyclictest0-21swapper/111:54:171
641699454cyclictest0-21swapper/111:54:171
71440rcu_preempt0-21swapper/010:47:250
71440rcu_preempt0-21swapper/010:47:250
71440rcu_preempt0-21swapper/010:47:250
641699446cyclictest0-21swapper/110:57:331
641699446cyclictest0-21swapper/110:57:331
641699444cyclictest0-21swapper/108:18:591
641699444cyclictest0-21swapper/108:18:591
641699441cyclictest32641-21sendmail-msp10:39:171
641699441cyclictest32641-21sendmail-msp10:39:171
641699441cyclictest32641-21sendmail-msp10:39:171
71430rcu_preempt16360-21ssh10:38:010
71430rcu_preempt16360-21ssh10:38:010
71430rcu_preempt16360-21ssh10:38:010
71430rcu_preempt0-21swapper/211:58:452
71430rcu_preempt0-21swapper/211:58:452
641999433cyclictest0-21swapper/210:51:152
641999433cyclictest0-21swapper/210:51:152
641699434cyclictest0-21swapper/110:24:361
641699434cyclictest0-21swapper/110:24:361
641699433cyclictest11912-21meminfo07:34:101
641699433cyclictest11912-21meminfo07:34:101
641699433cyclictest0-21swapper/107:59:071
641699433cyclictest0-21swapper/107:59:071
641699432cyclictest0-21swapper/111:09:081
641699432cyclictest0-21swapper/111:09:081
641699432cyclictest0-21swapper/111:09:081
71420rcu_preempt0-21swapper/112:18:511
71420rcu_preempt0-21swapper/112:18:511
71420rcu_preempt0-21swapper/012:30:150
71420rcu_preempt0-21swapper/012:30:150
71420rcu_preempt0-21swapper/010:17:060
71420rcu_preempt0-21swapper/010:17:060
71420rcu_preempt0-21swapper/010:17:060
641699424cyclictest0-21swapper/112:02:001
641699424cyclictest0-21swapper/112:02:001
641699424cyclictest0-21swapper/110:08:471
641699424cyclictest0-21swapper/110:08:471
641699423cyclictest12637-21ntp_states09:24:131
641699423cyclictest12637-21ntp_states09:24:131
641699423cyclictest12637-21ntp_states09:24:131
641699423cyclictest0-21swapper/112:21:501
641699423cyclictest0-21swapper/112:21:501
641699423cyclictest0-21swapper/112:21:501
641699423cyclictest0-21swapper/110:30:591
641699423cyclictest0-21swapper/110:30:591
641699423cyclictest0-21swapper/110:30:591
641699423cyclictest0-21swapper/109:17:031
641699423cyclictest0-21swapper/109:17:031
641699423cyclictest0-21swapper/109:17:031
641699423cyclictest0-21swapper/108:04:131
641699423cyclictest0-21swapper/108:04:131
641699422cyclictest13281-21df11:34:011
641699422cyclictest13281-21df11:34:011
641699422cyclictest13281-21df11:34:011
6416994221cyclictest8274-21ssh10:21:401
6416994221cyclictest8274-21ssh10:21:401
641699421cyclictest1959-21runrttasks09:49:541
641699421cyclictest1959-21runrttasks09:49:541
641699421cyclictest1959-21runrttasks09:49:541
46450420irq/118-QManpo6160-2110:48:552
46450420irq/118-QManpo6160-2110:48:552
71410rcu_preempt8729-21apt-get07:23:590
71410rcu_preempt8729-21apt-get07:23:590
71410rcu_preempt0-21swapper/312:28:583
71410rcu_preempt0-21swapper/312:28:583
641699415cyclictest6854-21diskmemload09:47:461
641699413cyclictest25651-21df_inode08:24:041
641699413cyclictest25651-21df_inode08:24:041
641699413cyclictest0-21swapper/112:25:141
641699413cyclictest0-21swapper/112:25:141
641699413cyclictest0-21swapper/111:28:381
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional