You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-06 - 21:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Fri Mar 06, 2026 12:44:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71450rcu_preempt2987-21copy08:06:530
71450rcu_preempt2987-21copy08:06:530
71450rcu_preempt2987-21copy08:06:530
46650440irq/116-QManpo1369-213
46650440irq/116-QManpo1369-213
71430rcu_preempt0-21swapper/009:51:450
71430rcu_preempt0-21swapper/009:51:450
20106994317cyclictest1743-21aten_r4power_po08:01:490
20106994317cyclictest1743-21aten_r4power_po08:01:490
20106994317cyclictest1743-21aten_r4power_po08:01:490
20106994314cyclictest0-21swapper/007:16:560
20106994314cyclictest0-21swapper/007:16:560
20106994222cyclictest11806-21diskstats11:46:510
20106994222cyclictest11806-21diskstats11:46:510
20106994222cyclictest11806-21diskstats11:46:510
71410rcu_preempt8896-21if_eth309:46:552
71410rcu_preempt8896-21if_eth309:46:552
71410rcu_preempt19231-21sed07:06:562
71410rcu_preempt19231-21sed07:06:562
71410rcu_preempt10646-21sh11:44:353
71410rcu_preempt10646-21sh11:44:353
71410rcu_preempt0-21swapper/011:01:400
71410rcu_preempt0-21swapper/011:01:400
71410rcu_preempt0-21swapper/011:01:400
20106994120cyclictest23692-21ssh10:12:070
20106994120cyclictest23692-21ssh10:12:070
20106994120cyclictest19972-21diskstats09:06:520
20106994120cyclictest19972-21diskstats09:06:520
20106994119cyclictest6459-21ntp_states09:42:030
20106994119cyclictest6459-21ntp_states09:42:030
20106994119cyclictest14490-21interrupts08:46:540
20106994119cyclictest14490-21interrupts08:46:540
20106994119cyclictest14490-21interrupts08:46:540
20106994117cyclictest0-21swapper/008:51:560
20106994117cyclictest0-21swapper/008:51:560
71400rcu_preempt0-21swapper/012:24:320
71400rcu_preempt0-21swapper/012:24:320
71400rcu_preempt0-21swapper/010:36:210
71400rcu_preempt0-21swapper/010:36:210
71400rcu_preempt0-21swapper/009:22:350
71400rcu_preempt0-21swapper/009:22:350
71400rcu_preempt0-21swapper/009:22:350
20106994021cyclictest7316-21ssh10:41:410
20106994021cyclictest7316-21ssh10:41:410
20106994020cyclictest9052-21ssh12:38:300
20106994020cyclictest9052-21ssh12:38:300
20106994020cyclictest28827-21df_abs12:16:500
20106994020cyclictest28827-21df_abs12:16:500
20106994020cyclictest28827-21df_abs12:16:500
20106994020cyclictest18094-21users10:02:050
20106994020cyclictest18094-21users10:02:050
20106994020cyclictest18094-21users10:02:050
20106994019cyclictest25572-21/usr/sbin/munin10:16:540
20106994019cyclictest25572-21/usr/sbin/munin10:16:540
20106994019cyclictest23349-21memory07:21:570
20106994019cyclictest23349-21memory07:21:570
20106994019cyclictest23349-21memory07:21:570
20106994019cyclictest20032-21ssh11:03:220
20106994019cyclictest20032-21ssh11:03:220
20106994019cyclictest13767-21unixbench_multi10:52:060
20106994019cyclictest13767-21unixbench_multi10:52:060
20106994019cyclictest11570-21df08:36:490
20106994019cyclictest11570-21df08:36:490
20106994019cyclictest11570-21df08:36:490
20106994017cyclictest8051-21grep08:22:040
20106994017cyclictest8051-21grep08:22:040
71390rcu_preempt24728-1kworker/1:3H09:56:401
71390rcu_preempt24728-1kworker/1:3H09:56:401
71390rcu_preempt1369-21kworker/u8:007:41:451
71390rcu_preempt1369-21kworker/u8:007:41:451
71390rcu_preempt0-21swapper/311:31:403
71390rcu_preempt0-21swapper/311:31:403
71390rcu_preempt0-21swapper/209:16:462
71390rcu_preempt0-21swapper/209:16:462
71390rcu_preempt0-21swapper/209:16:462
71390rcu_preempt0-21swapper/012:02:290
71390rcu_preempt0-21swapper/012:02:290
71390rcu_preempt0-21swapper/009:01:480
71390rcu_preempt0-21swapper/009:01:480
71390rcu_preempt0-21swapper/008:42:210
71390rcu_preempt0-21swapper/008:42:210
20106993921cyclictest1039-21users09:32:060
20106993921cyclictest1039-21users09:32:060
20106993919cyclictest28631-21df10:21:500
20106993919cyclictest28631-21df10:21:500
20106993919cyclictest28631-21df10:21:500
20106993919cyclictest27968-21ssh12:15:200
20106993919cyclictest27968-21ssh12:15:200
20106993919cyclictest24136-21ssh11:11:400
20106993919cyclictest24136-21ssh11:11:400
20106993919cyclictest24136-21ssh11:11:400
20106993919cyclictest23837-21users12:07:030
20106993919cyclictest23837-21users12:07:030
20106993919cyclictest23837-21users12:07:030
20106993918cyclictest8838-21ssh11:41:440
20106993918cyclictest8838-21ssh11:41:440
20106993918cyclictest31409-21diskstats10:26:530
20106993918cyclictest31409-21diskstats10:26:530
20106993918cyclictest31409-21diskstats10:26:530
20106993917cyclictest30503-21ntp_states11:22:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional