You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-01 - 02:21
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Wed Apr 01, 2026 00:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71730rcu_preempt0-21swapper/119:12:061
71730rcu_preempt0-21swapper/119:12:061
71690rcu_preempt358-1kworker/2:2H19:57:142
71690rcu_preempt358-1kworker/2:2H19:57:142
71640rcu_preempt0-21swapper/121:23:291
71640rcu_preempt0-21swapper/121:23:291
71640rcu_preempt0-21swapper/121:23:291
71580rcu_preempt0-21swapper/200:29:082
71580rcu_preempt0-21swapper/200:29:082
71580rcu_preempt0-21swapper/200:29:082
71530rcu_preempt0-21swapper/221:14:152
71530rcu_preempt0-21swapper/221:14:152
71470rcu_preempt0-21swapper/121:48:521
71470rcu_preempt0-21swapper/121:48:521
71470rcu_preempt0-21swapper/121:48:521
71460rcu_preempt0-21swapper/122:22:141
71460rcu_preempt0-21swapper/122:22:141
46050440irq/122-QManpo9874-2110:48:550
46050440irq/122-QManpo9874-2110:48:550
46050440irq/122-QManpo9874-2110:48:550
46050430irq/122-QManpo28801-2110:48:550
46050430irq/122-QManpo28801-2110:48:550
71420rcu_preempt0-21swapper/300:22:093
71420rcu_preempt0-21swapper/300:22:093
71420rcu_preempt0-21swapper/300:22:093
71420rcu_preempt0-21swapper/123:27:111
71420rcu_preempt0-21swapper/023:08:440
71420rcu_preempt0-21swapper/023:08:440
4872420chrt46450irq/118-QMan10:48:552
4872420chrt46450irq/118-QMan10:48:552
28866994217cyclictest1519-21apt-get22:17:132
28866994217cyclictest1519-21apt-get22:17:132
28866994217cyclictest1519-21apt-get22:17:132
100650420irq/38-i2c-mpc0-21swapper/020:19:590
100650420irq/38-i2c-mpc0-21swapper/020:19:590
100650420irq/38-i2c-mpc0-21swapper/020:19:590
71410rcu_preempt0-21swapper/322:57:383
71410rcu_preempt0-21swapper/322:57:383
71410rcu_preempt0-21swapper/322:57:383
71410rcu_preempt0-21swapper/320:44:593
71410rcu_preempt0-21swapper/320:44:593
71410rcu_preempt0-21swapper/121:45:431
71410rcu_preempt0-21swapper/121:45:431
71410rcu_preempt0-21swapper/121:45:431
71410rcu_preempt0-21swapper/022:25:420
71410rcu_preempt0-21swapper/022:25:420
28866994120cyclictest28555-21ntp_states00:02:312
28866994120cyclictest28555-21ntp_states00:02:312
28866994120cyclictest28555-21ntp_states00:02:312
28866994118cyclictest22215-21/usr/sbin/munin23:52:202
28866994118cyclictest22215-21/usr/sbin/munin23:52:202
28866994118cyclictest22215-21/usr/sbin/munin23:52:202
28866994118cyclictest0-21swapper/223:07:142
28866994118cyclictest0-21swapper/223:07:142
28866994116cyclictest0-21swapper/221:27:342
28866994116cyclictest0-21swapper/221:27:342
71400rcu_preempt27916-21sh22:06:281
71400rcu_preempt27916-21sh22:06:281
71400rcu_preempt27916-21sh22:06:281
71400rcu_preempt24615-1kworker/1:2H23:02:351
71400rcu_preempt24615-1kworker/1:2H23:02:351
71400rcu_preempt17885-1kworker/0:2H23:44:540
71400rcu_preempt17885-1kworker/0:2H23:44:540
71400rcu_preempt17885-1kworker/0:2H23:44:540
71400rcu_preempt0-21swapper/222:22:182
71400rcu_preempt0-21swapper/222:22:182
71400rcu_preempt0-21swapper/221:35:402
71400rcu_preempt0-21swapper/221:35:402
71400rcu_preempt0-21swapper/122:07:511
71400rcu_preempt0-21swapper/122:07:511
71400rcu_preempt0-21swapper/122:07:511
71400rcu_preempt0-21swapper/022:47:280
71400rcu_preempt0-21swapper/022:47:280
71400rcu_preempt0-21swapper/021:47:410
71400rcu_preempt0-21swapper/021:47:410
71400rcu_preempt0-21swapper/021:47:410
28866994019cyclictest5005-21df19:42:172
28866994019cyclictest5005-21df19:42:172
28866994019cyclictest24781-21ntp_states20:52:272
28866994019cyclictest24781-21ntp_states20:52:272
28866994019cyclictest19682-21ssh22:48:572
28866994019cyclictest19682-21ssh22:48:572
28866994016cyclictest1959-21runrttasks00:24:142
28866994016cyclictest1959-21runrttasks00:24:142
28866994016cyclictest1959-21runrttasks00:24:142
100650400irq/38-i2c-mpc0-21swapper/023:00:000
100650400irq/38-i2c-mpc0-21swapper/023:00:000
100650400irq/38-i2c-mpc0-21swapper/023:00:000
71390rcu_preempt0-21swapper/123:58:401
71390rcu_preempt0-21swapper/123:58:401
71390rcu_preempt0-21swapper/123:58:401
71390rcu_preempt0-21swapper/121:28:191
71390rcu_preempt0-21swapper/121:28:191
71390rcu_preempt0-21swapper/100:15:171
71390rcu_preempt0-21swapper/100:15:171
71390rcu_preempt0-21swapper/100:15:171
71390rcu_preempt0-21swapper/100:06:281
71390rcu_preempt0-21swapper/100:06:281
71390rcu_preempt0-21swapper/100:06:281
71390rcu_preempt0-21swapper/023:50:110
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional