You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-17 - 22:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sun May 17, 2026 12:44:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
257052630chrt46250irq/120-QMan10:48:551
257052630chrt46250irq/120-QMan10:48:551
257052630chrt46250irq/120-QMan10:48:551
71570rcu_preempt0-21swapper/107:33:141
71570rcu_preempt0-21swapper/107:33:141
71570rcu_preempt0-21swapper/107:33:141
71500rcu_preempt0-21swapper/012:08:040
71500rcu_preempt0-21swapper/012:08:040
71490rcu_preempt0-21swapper/312:32:593
71490rcu_preempt0-21swapper/312:32:593
46050480irq/122-QManpo20610-2110:48:550
46050480irq/122-QManpo20610-2110:48:550
71470rcu_preempt0-21swapper/109:28:241
71470rcu_preempt0-21swapper/109:28:241
46050470irq/122-QManpo1959-2110:48:550
46050470irq/122-QManpo1959-2110:48:550
71460rcu_preempt0-21swapper/111:13:311
71460rcu_preempt0-21swapper/111:13:311
71460rcu_preempt0-21swapper/111:13:311
22148994524cyclictest22039-21irqstats09:08:133
22148994524cyclictest22039-21irqstats09:08:133
22148994518cyclictest0-21swapper/312:26:153
22148994518cyclictest0-21swapper/312:26:153
22148994513cyclictest0-21swapper/309:54:493
22148994513cyclictest0-21swapper/309:54:493
22148994513cyclictest0-21swapper/309:54:493
22148994423cyclictest10359-21ntp_states09:48:193
22148994423cyclictest10359-21ntp_states09:48:193
22148994423cyclictest10359-21ntp_states09:48:193
71430rcu_preempt0-21swapper/112:17:061
71430rcu_preempt0-21swapper/112:17:061
71430rcu_preempt0-21swapper/112:17:061
71430rcu_preempt0-21swapper/107:08:121
71430rcu_preempt0-21swapper/107:08:121
71430rcu_preempt0-21swapper/012:38:040
71430rcu_preempt0-21swapper/012:38:040
71430rcu_preempt0-21swapper/011:54:440
71430rcu_preempt0-21swapper/011:54:440
71430rcu_preempt0-21swapper/011:54:440
46050430irq/122-QManpo7006-2110:48:550
46050430irq/122-QManpo7006-2110:48:550
46050430irq/122-QManpo7006-2110:48:550
22148994322cyclictest4941-21users10:38:293
22148994322cyclictest4941-21users10:38:293
22148994322cyclictest32767-21users07:48:233
22148994322cyclictest32767-21users07:48:233
22148994316cyclictest6209-21sendmail-msp11:48:213
22148994316cyclictest6209-21sendmail-msp11:48:213
22148994316cyclictest6209-21sendmail-msp11:48:213
22148994314cyclictest23627-21meminfo09:13:153
22148994314cyclictest23627-21meminfo09:13:153
22148994314cyclictest23627-21meminfo09:13:153
22148994313cyclictest0-21swapper/312:22:273
22148994313cyclictest0-21swapper/312:22:273
22148994220cyclictest7744-21ntp_states09:43:213
22148994220cyclictest7744-21ntp_states09:43:213
71410rcu_preempt10134-1kworker/1:2H08:23:341
71410rcu_preempt10134-1kworker/1:2H08:23:341
71410rcu_preempt0-21swapper/010:18:040
71410rcu_preempt0-21swapper/010:18:040
71410rcu_preempt0-21swapper/010:18:040
22148994121cyclictest22867-21df11:13:113
22148994121cyclictest22867-21df11:13:113
22148994121cyclictest22867-21df11:13:113
22148994121cyclictest16863-21munin-run12:02:543
22148994121cyclictest16863-21munin-run12:02:543
22148994120cyclictest23333-21diskstats10:13:123
22148994120cyclictest23333-21diskstats10:13:123
22148994120cyclictest23333-21diskstats10:13:123
22148994120cyclictest1959-21runrttasks10:03:043
22148994120cyclictest1959-21runrttasks10:03:043
22148994119cyclictest11933-21ssh11:53:143
22148994119cyclictest11933-21ssh11:53:143
22148994119cyclictest11933-21ssh11:53:143
71400rcu_preempt21157-21ssh11:08:541
71400rcu_preempt21157-21ssh11:08:541
71400rcu_preempt21157-21ssh11:08:541
71400rcu_preempt16907-21copy12:03:061
71400rcu_preempt16907-21copy12:03:061
71400rcu_preempt0-21swapper/111:37:591
71400rcu_preempt0-21swapper/111:37:591
71400rcu_preempt0-21swapper/111:37:591
71400rcu_preempt0-21swapper/110:43:451
71400rcu_preempt0-21swapper/110:43:451
71400rcu_preempt0-21swapper/009:59:470
71400rcu_preempt0-21swapper/009:59:470
71400rcu_preempt0-21swapper/009:59:470
46050400irq/122-QManpo0-210
46050400irq/122-QManpo0-210
22148994021cyclictest13327-21ssh10:54:303
22148994021cyclictest13327-21ssh10:54:303
22148994021cyclictest13327-21ssh10:54:303
22148994020cyclictest21038-1kworker/3:4H11:13:023
22148994020cyclictest21038-1kworker/3:4H11:13:023
22148994020cyclictest17322-21diskstats12:03:133
22148994020cyclictest17322-21diskstats12:03:133
22148994020cyclictest16488-21/usr/sbin/munin08:48:143
22148994020cyclictest16488-21/usr/sbin/munin08:48:143
22148994019cyclictest31878-21irqstats09:28:163
22148994019cyclictest31878-21irqstats09:28:163
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional