You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-05 - 05:03
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Tue May 05, 2026 00:44:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71820rcu_preempt0-21swapper/223:24:222
71820rcu_preempt0-21swapper/223:24:222
71810rcu_preempt0-21swapper/223:15:072
71810rcu_preempt0-21swapper/223:15:072
71660rcu_preempt0-21swapper/221:56:142
71660rcu_preempt0-21swapper/221:56:142
220222640chrt46650irq/116-QMan10:48:553
220222640chrt46650irq/116-QMan10:48:553
71550rcu_preempt0-21swapper/221:12:452
71550rcu_preempt0-21swapper/221:12:452
71550rcu_preempt0-21swapper/221:12:452
71540rcu_preempt0-21swapper/221:50:352
71540rcu_preempt0-21swapper/221:50:352
71540rcu_preempt0-21swapper/221:50:352
71540rcu_preempt0-21swapper/221:32:472
71540rcu_preempt0-21swapper/221:32:472
71540rcu_preempt0-21swapper/022:48:310
71540rcu_preempt0-21swapper/022:48:310
71540rcu_preempt0-21swapper/021:50:290
71540rcu_preempt0-21swapper/021:50:290
71540rcu_preempt0-21swapper/021:50:290
71530rcu_preempt17070-21copy20:27:453
71530rcu_preempt17070-21copy20:27:453
71530rcu_preempt17070-21copy20:27:453
71520rcu_preempt3253-21sendmail-msp22:30:580
71520rcu_preempt3253-21sendmail-msp22:30:580
71520rcu_preempt3253-21sendmail-msp22:30:580
71520rcu_preempt23661-21tee19:20:432
71520rcu_preempt23661-21tee19:20:432
71520rcu_preempt23661-21tee19:20:432
71520rcu_preempt0-21swapper/222:25:322
71520rcu_preempt0-21swapper/222:25:322
71520rcu_preempt0-21swapper/222:25:322
71520rcu_preempt0-21swapper/021:31:590
71520rcu_preempt0-21swapper/021:31:590
71520rcu_preempt0-21swapper/000:16:090
71520rcu_preempt0-21swapper/000:16:090
2924199512cyclictest29677-21kworker/u8:222:23:121
2924199512cyclictest29677-21kworker/u8:222:23:121
2924199512cyclictest29677-21kworker/u8:222:23:121
2924199511cyclictest26012-21sendmail-msp19:13:251
2924199511cyclictest26012-21sendmail-msp19:13:251
2924199511cyclictest26012-21sendmail-msp19:13:251
71500rcu_preempt20963-1tee19:19:350
71500rcu_preempt20963-1tee19:19:350
71500rcu_preempt20963-1tee19:19:350
71500rcu_preempt0-21swapper/223:12:002
71500rcu_preempt0-21swapper/223:12:002
71500rcu_preempt0-21swapper/021:54:450
71500rcu_preempt0-21swapper/021:54:450
2924199501cyclictest1959-21runrttasks21:12:521
2924199501cyclictest1959-21runrttasks21:12:521
71490rcu_preempt24050-21latency_hist20:52:440
71490rcu_preempt24050-21latency_hist20:52:440
71490rcu_preempt24050-21latency_hist20:52:440
71490rcu_preempt18207-1kworker/0:2H23:51:080
71490rcu_preempt18207-1kworker/0:2H23:51:080
71490rcu_preempt18207-1kworker/0:2H23:51:080
71490rcu_preempt0-21swapper/000:38:140
71490rcu_preempt0-21swapper/000:38:140
71480rcu_preempt0-21swapper/200:32:062
71480rcu_preempt0-21swapper/200:32:062
71480rcu_preempt0-21swapper/000:30:280
71480rcu_preempt0-21swapper/000:30:280
71470rcu_preempt3728-21ssh22:23:020
71470rcu_preempt3728-21ssh22:23:020
71470rcu_preempt3728-21ssh22:23:020
71470rcu_preempt0-21swapper/222:41:012
71470rcu_preempt0-21swapper/222:41:012
71470rcu_preempt0-21swapper/222:41:012
2924199471cyclictest14150-21sendmail-msp23:42:431
2924199471cyclictest14150-21sendmail-msp23:42:431
71460rcu_preempt0-21swapper/023:20:540
71460rcu_preempt0-21swapper/023:20:540
71460rcu_preempt0-21swapper/022:34:150
71460rcu_preempt0-21swapper/022:34:150
71460rcu_preempt0-21swapper/022:01:350
71460rcu_preempt0-21swapper/022:01:350
2924199462cyclictest1959-21runrttasks22:47:211
2924199462cyclictest1959-21runrttasks22:47:211
2924199462cyclictest1959-21runrttasks22:47:211
2924199462cyclictest1959-21runrttasks21:33:001
2924199462cyclictest1959-21runrttasks21:33:001
2924199462cyclictest1959-21runrttasks21:33:001
2924199461cyclictest8985-21/usr/sbin/munin19:57:541
2924199461cyclictest8985-21/usr/sbin/munin19:57:541
2924199461cyclictest8985-21/usr/sbin/munin19:57:541
2924199461cyclictest2966-21sendmail-msp21:22:461
2924199461cyclictest25028-21sendmail-msp00:05:091
2924199461cyclictest25028-21sendmail-msp00:05:091
71450rcu_preempt0-21swapper/023:26:490
71450rcu_preempt0-21swapper/023:26:490
71450rcu_preempt0-21swapper/022:44:590
71450rcu_preempt0-21swapper/022:44:590
71450rcu_preempt0-21swapper/022:44:590
71450rcu_preempt0-21swapper/000:03:040
71450rcu_preempt0-21swapper/000:03:040
2924199452cyclictest26781-21sendmail-msp21:10:381
2924199452cyclictest26781-21sendmail-msp21:10:381
2924199452cyclictest26781-21sendmail-msp21:10:381
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional