You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-05 - 03:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Fri Jun 05, 2026 00:44:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71800rcu_preempt0-21swapper/000:05:130
71800rcu_preempt0-21swapper/000:05:130
71660rcu_preempt0-21swapper/023:56:010
71660rcu_preempt0-21swapper/023:56:010
71470rcu_preempt0-21swapper/323:18:473
71470rcu_preempt0-21swapper/323:18:473
71470rcu_preempt0-21swapper/323:18:473
71470rcu_preempt0-21swapper/323:18:473
71460rcu_preempt0-21swapper/322:21:563
71460rcu_preempt0-21swapper/322:21:563
71460rcu_preempt0-21swapper/322:21:563
71450rcu_preempt32164-1kworker/3:0H19:25:273
71450rcu_preempt32164-1kworker/3:0H19:25:273
71440rcu_preempt0-21swapper/321:45:403
71440rcu_preempt0-21swapper/321:45:403
71440rcu_preempt0-21swapper/321:45:403
46050440irq/122-QManpo31143-2110:48:550
46050440irq/122-QManpo31143-2110:48:550
71430rcu_preempt13778-21sh23:27:401
71430rcu_preempt13778-21sh23:27:401
71430rcu_preempt13778-21sh23:27:401
71430rcu_preempt13778-21sh23:27:401
71430rcu_preempt0-21swapper/323:28:243
71430rcu_preempt0-21swapper/323:28:243
46050430irq/122-QManpo12746-2110:48:550
46050430irq/122-QManpo12746-2110:48:550
46050420irq/122-QManpo9461-2110:48:550
46050420irq/122-QManpo9461-2110:48:550
46050420irq/122-QManpo9461-2110:48:550
46050420irq/122-QManpo9461-2110:48:550
71410rcu_preempt2386-21taskset20:49:431
71410rcu_preempt2386-21taskset20:49:431
71410rcu_preempt2386-21taskset20:49:431
71410rcu_preempt0-21swapper/222:15:162
71410rcu_preempt0-21swapper/222:15:162
71410rcu_preempt0-21swapper/222:15:162
71410rcu_preempt0-21swapper/222:15:162
71410rcu_preempt0-21swapper/219:29:472
71410rcu_preempt0-21swapper/219:29:472
71410rcu_preempt0-21swapper/123:13:181
71410rcu_preempt0-21swapper/123:13:181
71410rcu_preempt0-21swapper/123:13:181
46450410irq/118-QManpo31147-2110:48:552
46450410irq/118-QManpo31147-2110:48:552
1599410migration/02504-21taskset19:19:280
1599410migration/02504-21taskset19:19:280
71400rcu_preempt30687-1kworker/2:0H19:14:032
71400rcu_preempt30687-1kworker/2:0H19:14:032
71400rcu_preempt22066-1kworker/2:0H20:03:422
71400rcu_preempt22066-1kworker/2:0H20:03:422
71400rcu_preempt22066-1kworker/2:0H20:03:422
71400rcu_preempt0-21swapper/322:11:063
71400rcu_preempt0-21swapper/322:11:063
71400rcu_preempt0-21swapper/322:11:063
71400rcu_preempt0-21swapper/319:29:153
71400rcu_preempt0-21swapper/319:29:153
71400rcu_preempt0-21swapper/222:31:192
71400rcu_preempt0-21swapper/222:31:192
71400rcu_preempt0-21swapper/219:27:422
71400rcu_preempt0-21swapper/219:27:422
71400rcu_preempt0-21swapper/123:52:371
71400rcu_preempt0-21swapper/123:52:371
71400rcu_preempt0-21swapper/100:28:111
71400rcu_preempt0-21swapper/100:28:111
71400rcu_preempt0-21swapper/100:28:111
46450400irq/118-QManpo5981-212
46450400irq/118-QManpo5981-212
46050400irq/122-QManpo2878-2110:48:550
46050400irq/122-QManpo2878-2110:48:550
46050400irq/122-QManpo2878-2110:48:550
46050400irq/122-QManpo26698-2110:48:550
46050400irq/122-QManpo26698-2110:48:550
46050400irq/122-QManpo26698-2110:48:550
1599400migration/032652-21/usr/sbin/munin21:58:400
1599400migration/032652-21/usr/sbin/munin21:58:400
71390rcu_preempt30927-1kworker/3:2H20:53:243
71390rcu_preempt30927-1kworker/3:2H20:53:243
71390rcu_preempt27761-21/usr/sbin/munin23:53:431
71390rcu_preempt27761-21/usr/sbin/munin23:53:431
71390rcu_preempt1959-21runrttasks19:22:012
71390rcu_preempt1959-21runrttasks19:22:012
71390rcu_preempt16185-21taskset23:32:072
71390rcu_preempt16185-21taskset23:32:072
71390rcu_preempt0-21swapper/300:28:493
71390rcu_preempt0-21swapper/300:28:493
71390rcu_preempt0-21swapper/223:44:072
71390rcu_preempt0-21swapper/223:44:072
71390rcu_preempt0-21swapper/223:26:482
71390rcu_preempt0-21swapper/223:26:482
71390rcu_preempt0-21swapper/223:26:482
71390rcu_preempt0-21swapper/223:26:482
71390rcu_preempt0-21swapper/223:00:292
71390rcu_preempt0-21swapper/223:00:292
71390rcu_preempt0-21swapper/223:00:292
71390rcu_preempt0-21swapper/222:49:182
71390rcu_preempt0-21swapper/222:49:182
71390rcu_preempt0-21swapper/222:49:182
71390rcu_preempt0-21swapper/200:21:172
71390rcu_preempt0-21swapper/200:21:172
71390rcu_preempt0-21swapper/122:31:291
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional