You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-12 - 17:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sun Jul 12, 2026 12:44:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71540rcu_preempt0-21swapper/311:19:413
71540rcu_preempt0-21swapper/311:19:413
71540rcu_preempt0-21swapper/311:19:413
71540rcu_preempt0-21swapper/311:19:413
46050510irq/122-QManpo31929-2110:48:550
46050510irq/122-QManpo31929-2110:48:550
71470rcu_preempt574-21kswapd009:14:023
71470rcu_preempt574-21kswapd009:14:023
3220599471cyclictest1959-21runrttasks08:19:022
3220599471cyclictest1959-21runrttasks08:19:022
3220599463cyclictest0-21swapper/211:36:082
3220599463cyclictest0-21swapper/211:36:082
3220599463cyclictest0-21swapper/211:36:082
71430rcu_preempt0-21swapper/208:59:022
71430rcu_preempt0-21swapper/208:59:022
71430rcu_preempt0-21swapper/011:54:080
71430rcu_preempt0-21swapper/011:54:080
71430rcu_preempt0-21swapper/011:54:080
71430rcu_preempt0-21swapper/007:54:030
71430rcu_preempt0-21swapper/007:54:030
71430rcu_preempt0-21swapper/007:54:030
46250420irq/120-QManpo31926-2110:48:551
46250420irq/120-QManpo31926-2110:48:551
46050420irq/122-QManpo8599-2110:48:550
46050420irq/122-QManpo8599-2110:48:550
46050420irq/122-QManpo8599-2110:48:550
3220599429cyclictest2088-21runrttasks07:23:592
3220599429cyclictest2088-21runrttasks07:23:592
3220599429cyclictest2088-21runrttasks07:23:592
3220599424cyclictest0-21swapper/211:11:032
3220599424cyclictest0-21swapper/211:11:032
3220599424cyclictest0-21swapper/211:11:032
3220599423cyclictest0-21swapper/211:55:572
3220599423cyclictest0-21swapper/211:55:572
3220599423cyclictest0-21swapper/211:55:572
3220599423cyclictest0-21swapper/211:17:252
3220599423cyclictest0-21swapper/211:17:252
3220599423cyclictest0-21swapper/211:17:252
3220599423cyclictest0-21swapper/211:17:252
3220599422cyclictest13424-21df08:04:062
3220599422cyclictest13424-21df08:04:062
3220599422cyclictest12833-21diskstats11:44:102
3220599422cyclictest12833-21diskstats11:44:102
3220599422cyclictest12833-21diskstats11:44:102
32205994216cyclictest5109-21diskstats07:34:092
32205994216cyclictest5109-21diskstats07:34:092
32205994216cyclictest5109-21diskstats07:34:092
71410rcu_preempt0-21swapper/110:55:121
71410rcu_preempt0-21swapper/110:55:121
71410rcu_preempt0-21swapper/110:55:121
46050410irq/122-QManpo15469-2110:48:550
46050410irq/122-QManpo15469-2110:48:550
46050410irq/122-QManpo12570-2110:48:550
46050410irq/122-QManpo12570-2110:48:550
46050410irq/122-QManpo12570-2110:48:550
3220599414cyclictest0-21swapper/212:27:502
3220599414cyclictest0-21swapper/212:27:502
3220599414cyclictest0-21swapper/212:27:502
3220599414cyclictest0-21swapper/209:24:032
3220599414cyclictest0-21swapper/209:24:032
3220599413cyclictest7890-21diskstats07:44:092
3220599413cyclictest7890-21diskstats07:44:092
3220599413cyclictest7890-21diskstats07:44:092
3220599413cyclictest18802-21apt-get08:24:022
3220599413cyclictest18802-21apt-get08:24:022
3220599413cyclictest18802-21apt-get08:24:022
3220599413cyclictest0-21swapper/212:17:462
3220599413cyclictest0-21swapper/212:17:462
3220599413cyclictest0-21swapper/212:13:502
3220599413cyclictest0-21swapper/212:13:502
3220599413cyclictest0-21swapper/211:20:112
3220599413cyclictest0-21swapper/211:20:112
3220599413cyclictest0-21swapper/211:20:112
3220599413cyclictest0-21swapper/211:20:112
3220599413cyclictest0-21swapper/211:00:592
3220599413cyclictest0-21swapper/211:00:592
3220599413cyclictest0-21swapper/211:00:592
3220599413cyclictest0-21swapper/210:30:272
3220599413cyclictest0-21swapper/210:30:272
3220599413cyclictest0-21swapper/210:30:272
3220599413cyclictest0-21swapper/210:20:552
3220599413cyclictest0-21swapper/210:20:552
3220599413cyclictest0-21swapper/210:04:042
3220599413cyclictest0-21swapper/210:04:042
3220599413cyclictest0-21swapper/210:04:042
3220599413cyclictest0-21swapper/209:54:392
3220599413cyclictest0-21swapper/209:54:392
3220599413cyclictest0-21swapper/209:54:392
3220599413cyclictest0-21swapper/209:38:152
3220599413cyclictest0-21swapper/209:38:152
3220599413cyclictest0-21swapper/209:38:152
3220599413cyclictest0-21swapper/209:17:592
3220599413cyclictest0-21swapper/209:17:592
3220599412cyclictest30354-21memory09:04:152
3220599412cyclictest30354-21memory09:04:152
3220599412cyclictest30354-21memory09:04:152
3220599412cyclictest23199-21df_inode08:39:072
3220599412cyclictest23199-21df_inode08:39:072
3220599412cyclictest23199-21df_inode08:39:072
3220599412cyclictest18500-21idleruntime-cro09:48:512
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional