You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-02 - 04:58
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sat May 02, 2026 00:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71570rcu_preempt0-21swapper/322:42:473
71570rcu_preempt0-21swapper/322:42:473
71570rcu_preempt0-21swapper/122:37:471
71570rcu_preempt0-21swapper/122:37:471
71550rcu_preempt0-21swapper/022:44:080
71550rcu_preempt0-21swapper/022:44:080
71540rcu_preempt0-21swapper/300:13:263
71540rcu_preempt0-21swapper/300:13:263
71540rcu_preempt0-21swapper/223:03:482
71540rcu_preempt0-21swapper/223:03:482
71540rcu_preempt0-21swapper/223:03:482
71540rcu_preempt0-21swapper/121:37:091
71540rcu_preempt0-21swapper/121:37:091
71530rcu_preempt0-21swapper/022:20:450
71530rcu_preempt0-21swapper/022:20:450
71520rcu_preempt0-21swapper/319:57:413
71520rcu_preempt0-21swapper/319:57:413
71520rcu_preempt0-21swapper/319:57:413
71520rcu_preempt0-21swapper/123:38:321
71520rcu_preempt0-21swapper/123:38:321
71520rcu_preempt0-21swapper/121:28:431
71520rcu_preempt0-21swapper/121:28:431
71510rcu_preempt0-21swapper/020:08:510
71510rcu_preempt0-21swapper/020:08:510
71500rcu_preempt0-21swapper/123:28:371
71500rcu_preempt0-21swapper/123:28:371
71500rcu_preempt0-21swapper/123:28:371
71500rcu_preempt0-21swapper/121:50:311
71500rcu_preempt0-21swapper/121:50:311
71500rcu_preempt0-21swapper/022:25:500
71500rcu_preempt0-21swapper/022:25:500
71500rcu_preempt0-21swapper/022:25:500
6074994914cyclictest9869-21taskset19:24:190
6074994914cyclictest9869-21taskset19:24:190
6074994914cyclictest9869-21taskset19:24:190
162982490chrt46650irq/116-QMan10:48:553
162982490chrt46650irq/116-QMan10:48:553
162982490chrt46650irq/116-QMan10:48:553
607899481cyclictest4178-21sendmail-msp21:07:502
607899481cyclictest4178-21sendmail-msp21:07:502
71470rcu_preempt24487-21sendmail-msp23:51:561
71470rcu_preempt24487-21sendmail-msp23:51:561
71470rcu_preempt24487-21sendmail-msp23:51:561
71470rcu_preempt19870-21crond20:02:370
71470rcu_preempt19870-21crond20:02:370
71470rcu_preempt19870-21crond20:02:370
607899474cyclictest0-21swapper/221:32:392
607899474cyclictest0-21swapper/221:32:392
6074994715cyclictest0-21swapper/021:28:550
6074994715cyclictest0-21swapper/021:28:550
71460rcu_preempt3836-1kworker/0:1H23:05:250
71460rcu_preempt3836-1kworker/0:1H23:05:250
71460rcu_preempt3836-1kworker/0:1H23:05:250
71460rcu_preempt14353-21/usr/sbin/munin23:23:052
71460rcu_preempt14353-21/usr/sbin/munin23:23:052
71460rcu_preempt14353-21/usr/sbin/munin23:23:052
71460rcu_preempt0-21swapper/222:55:252
71460rcu_preempt0-21swapper/222:55:252
607899462cyclictest5843-21/usr/sbin/munin00:08:142
607899462cyclictest5843-21/usr/sbin/munin00:08:142
607899462cyclictest5843-21/usr/sbin/munin00:08:142
607899461cyclictest6963-21diskmemload00:28:212
607899461cyclictest6963-21diskmemload00:28:212
607899461cyclictest6963-21diskmemload00:28:212
71440rcu_preempt7258-1kworker/2:0H00:15:302
71440rcu_preempt7258-1kworker/2:0H00:15:302
71440rcu_preempt0-21swapper/322:37:493
71440rcu_preempt0-21swapper/322:37:493
71440rcu_preempt0-21swapper/023:35:570
71440rcu_preempt0-21swapper/023:35:570
71440rcu_preempt0-21swapper/023:27:510
71440rcu_preempt0-21swapper/023:27:510
71440rcu_preempt0-21swapper/023:27:510
607899442cyclictest1959-21runrttasks23:13:322
607899442cyclictest1959-21runrttasks23:13:322
607899441cyclictest24970-21unixbench_multi20:18:032
607899441cyclictest24970-21unixbench_multi20:18:032
607899441cyclictest24487-21sendmail-msp23:42:402
607899441cyclictest24487-21sendmail-msp23:42:402
71430rcu_preempt4996-21ssh22:07:440
71430rcu_preempt4996-21ssh22:07:440
71430rcu_preempt26959-21aten_r4power_en22:47:480
71430rcu_preempt26959-21aten_r4power_en22:47:480
71430rcu_preempt20311-1kworker/2:2H00:34:312
71430rcu_preempt20311-1kworker/2:2H00:34:312
71430rcu_preempt20311-1kworker/2:2H00:34:312
71430rcu_preempt0-21swapper/023:38:020
71430rcu_preempt0-21swapper/023:38:020
71430rcu_preempt0-21swapper/022:53:020
71430rcu_preempt0-21swapper/022:53:020
71430rcu_preempt0-21swapper/021:07:590
71430rcu_preempt0-21swapper/021:07:590
71430rcu_preempt0-21swapper/000:27:400
71430rcu_preempt0-21swapper/000:27:400
71430rcu_preempt0-21swapper/000:27:400
607899433cyclictest0-21swapper/222:22:432
607899433cyclictest0-21swapper/221:27:392
607899433cyclictest0-21swapper/221:27:392
607899433cyclictest0-21swapper/221:27:392
607899433cyclictest0-21swapper/200:22:542
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional