You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-20 - 21:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sat Jun 20, 2026 12:44:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71800rcu_preempt11913-21apt-get07:43:520
71800rcu_preempt11913-21apt-get07:43:520
71800rcu_preempt11913-21apt-get07:43:520
71740rcu_preempt0-21swapper/009:38:330
71740rcu_preempt0-21swapper/009:38:330
71740rcu_preempt0-21swapper/009:38:330
71540rcu_preempt0-21swapper/211:05:272
71540rcu_preempt0-21swapper/211:05:272
71540rcu_preempt0-21swapper/211:05:272
71510rcu_preempt32008-21unixbench_singl11:09:082
71510rcu_preempt32008-21unixbench_singl11:09:082
71510rcu_preempt32008-21unixbench_singl11:09:082
71510rcu_preempt32008-21unixbench_singl11:09:082
46050450irq/122-QManpo0-210
46050450irq/122-QManpo0-210
71440rcu_preempt0-21swapper/209:48:562
71440rcu_preempt0-21swapper/209:48:562
71440rcu_preempt0-21swapper/209:48:562
71420rcu_preempt12668-21sh10:30:010
71420rcu_preempt12668-21sh10:30:010
71420rcu_preempt12668-21sh10:30:010
46050420irq/122-QManpo1959-2110:48:550
46050420irq/122-QManpo1959-2110:48:550
46050420irq/122-QManpo1959-2110:48:550
71410rcu_preempt24139-1kworker/2:3H08:28:582
71410rcu_preempt24139-1kworker/2:3H08:28:582
71410rcu_preempt20920-21ssh09:43:450
71410rcu_preempt20920-21ssh09:43:450
71410rcu_preempt20920-21ssh09:43:450
71410rcu_preempt0-21swapper/107:34:141
71410rcu_preempt0-21swapper/107:34:141
71410rcu_preempt0-21swapper/010:06:130
71410rcu_preempt0-21swapper/010:06:130
71410rcu_preempt0-21swapper/010:06:130
46050410irq/122-QManpo6203-2110:48:550
46050410irq/122-QManpo6203-2110:48:550
46050410irq/122-QManpo6203-2110:48:550
1599410migration/013780-21/usr/sbin/munin07:48:500
1599410migration/013780-21/usr/sbin/munin07:48:500
1599410migration/013780-21/usr/sbin/munin07:48:500
71400rcu_preempt27641-21sh11:00:341
71400rcu_preempt27641-21sh11:00:341
71400rcu_preempt27641-21sh11:00:341
71400rcu_preempt27641-21sh11:00:341
71400rcu_preempt26903-21wc10:59:010
71400rcu_preempt26903-21wc10:59:010
71400rcu_preempt26903-21wc10:59:010
71400rcu_preempt26903-21wc10:59:010
71400rcu_preempt0-21swapper/209:38:392
71400rcu_preempt0-21swapper/209:38:392
71400rcu_preempt0-21swapper/209:38:392
46050400irq/122-QManpo23039-210
46050400irq/122-QManpo23039-210
46050400irq/122-QManpo23039-210
71390rcu_preempt9638-21diskmemload09:23:292
71390rcu_preempt9638-21diskmemload09:23:292
71390rcu_preempt9638-21diskmemload09:23:292
71390rcu_preempt0-21swapper/209:04:592
71390rcu_preempt0-21swapper/209:04:592
71390rcu_preempt0-21swapper/009:03:300
71390rcu_preempt0-21swapper/009:03:300
46050390irq/122-QManpo7501-2110:48:550
46050390irq/122-QManpo7501-2110:48:550
46050390irq/122-QManpo7501-2110:48:550
46050390irq/122-QManpo0-210
46050390irq/122-QManpo0-210
71380rcu_preempt8558-1kworker/1:0H09:24:171
71380rcu_preempt8558-1kworker/1:0H09:24:171
71380rcu_preempt6159-21ssh09:15:230
71380rcu_preempt6159-21ssh09:15:230
71380rcu_preempt6159-21ssh09:15:230
71380rcu_preempt21363-1kworker/1:3H12:10:211
71380rcu_preempt21363-1kworker/1:3H12:10:211
71380rcu_preempt0-21swapper/210:04:392
71380rcu_preempt0-21swapper/210:04:392
71380rcu_preempt0-21swapper/210:04:392
71380rcu_preempt0-21swapper/209:44:022
71380rcu_preempt0-21swapper/209:44:022
71380rcu_preempt0-21swapper/209:44:022
71380rcu_preempt0-21swapper/110:19:261
71380rcu_preempt0-21swapper/110:19:261
46050380irq/122-QManpo9011-2110:48:550
46050380irq/122-QManpo9011-2110:48:550
46050380irq/122-QManpo9011-2110:48:550
46050380irq/122-QManpo11868-2110:48:550
46050380irq/122-QManpo11868-2110:48:550
46050380irq/122-QManpo11868-2110:48:550
46050380irq/122-QManpo0-210
99750370irq/38-i2c-mpc4805-21diskstats12:23:471
99750370irq/38-i2c-mpc4805-21diskstats12:23:471
71370rcu_preempt26721-21sh12:03:361
71370rcu_preempt26721-21sh12:03:361
71370rcu_preempt0-21swapper/210:09:052
71370rcu_preempt0-21swapper/210:09:052
71370rcu_preempt0-21swapper/112:19:211
71370rcu_preempt0-21swapper/112:19:211
71370rcu_preempt0-21swapper/112:19:211
71370rcu_preempt0-21swapper/109:49:261
71370rcu_preempt0-21swapper/109:49:261
71370rcu_preempt0-21swapper/109:49:261
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional