You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-23 - 07:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Thu Jul 23, 2026 00:44:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71680rcu_preempt0-21swapper/100:43:011
71680rcu_preempt0-21swapper/100:43:011
71500rcu_preempt7167-1sort19:11:221
71500rcu_preempt7167-1sort19:11:221
71490rcu_preempt9779-1kworker/0:0H19:12:570
71490rcu_preempt9779-1kworker/0:0H19:12:570
71480rcu_preempt27139-1kworker/2:3H19:13:032
71480rcu_preempt27139-1kworker/2:3H19:13:032
1213599472cyclictest25192-21ntp_states21:24:311
1213599472cyclictest25192-21ntp_states21:24:311
71460rcu_preempt0-21swapper/021:39:570
71460rcu_preempt0-21swapper/021:39:570
71460rcu_preempt0-21swapper/021:39:570
46650460irq/116-QManpo5029-2110:48:553
46650460irq/116-QManpo5029-2110:48:553
1213599453cyclictest10126-21memory23:04:301
1213599453cyclictest10126-21memory23:04:301
1213599453cyclictest10126-21memory23:04:301
1213599453cyclictest0-21swapper/120:39:181
1213599453cyclictest0-21swapper/120:39:181
1213599453cyclictest0-21swapper/120:39:181
1213599451cyclictest30619-21apt-get23:44:151
1213599451cyclictest30619-21apt-get23:44:151
1213599451cyclictest30619-21apt-get23:44:151
1213599441cyclictest25893-21/usr/sbin/munin22:29:191
1213599441cyclictest25893-21/usr/sbin/munin22:29:191
1213599441cyclictest25893-21/usr/sbin/munin22:29:191
71430rcu_preempt20187-21irqstats23:24:283
71430rcu_preempt20187-21irqstats23:24:283
1213599434cyclictest0-21swapper/121:29:171
1213599434cyclictest0-21swapper/121:29:171
1213599434cyclictest0-21swapper/121:29:171
1213599433cyclictest0-21swapper/121:59:221
1213599433cyclictest0-21swapper/121:59:221
1213599432cyclictest21621-21users22:19:341
1213599432cyclictest21621-21users22:19:341
1213599432cyclictest17955-21ntp_states21:09:341
1213599432cyclictest17955-21ntp_states21:09:341
1213599432cyclictest11536-21missed_timers00:09:291
1213599432cyclictest11536-21missed_timers00:09:291
1213599432cyclictest11536-21missed_timers00:09:291
1213599431cyclictest1959-21runrttasks20:08:411
1213599431cyclictest1959-21runrttasks20:08:411
1213599431cyclictest1959-21runrttasks20:08:411
71420rcu_preempt27140-1kworker/1:1H19:15:481
71420rcu_preempt27140-1kworker/1:1H19:15:481
71420rcu_preempt27140-1kworker/1:1H19:15:481
1213599423cyclictest10764-21irqstats20:44:231
1213599423cyclictest10764-21irqstats20:44:231
1213599423cyclictest10764-21irqstats20:44:231
1213599423cyclictest0-21swapper/123:52:081
1213599423cyclictest0-21swapper/123:52:081
1213599423cyclictest0-21swapper/123:37:401
1213599423cyclictest0-21swapper/123:37:401
1213599423cyclictest0-21swapper/122:37:491
1213599423cyclictest0-21swapper/122:37:491
1213599423cyclictest0-21swapper/122:37:491
1213599423cyclictest0-21swapper/120:19:321
1213599423cyclictest0-21swapper/120:19:321
1213599423cyclictest0-21swapper/120:19:321
1213599423cyclictest0-21swapper/120:19:321
1213599422cyclictest23651-21if_eth322:24:241
1213599422cyclictest23651-21if_eth322:24:241
1213599422cyclictest10956-21ssh00:09:071
1213599422cyclictest10956-21ssh00:09:071
71410rcu_preempt8312-21crond00:04:020
71410rcu_preempt8312-21crond00:04:020
71410rcu_preempt8312-21crond00:04:020
71410rcu_preempt23135-21sendmail-msp22:51:070
71410rcu_preempt23135-21sendmail-msp22:51:070
71410rcu_preempt23135-21sendmail-msp22:51:070
71410rcu_preempt23135-21sendmail-msp22:51:070
71410rcu_preempt14558-21sh19:15:260
71410rcu_preempt14558-21sh19:15:260
71410rcu_preempt14558-21sh19:15:260
71410rcu_preempt0-21swapper/122:59:581
71410rcu_preempt0-21swapper/122:59:581
71410rcu_preempt0-21swapper/122:59:581
71410rcu_preempt0-21swapper/023:49:510
71410rcu_preempt0-21swapper/023:49:510
1213599414cyclictest0-21swapper/123:19:181
1213599414cyclictest0-21swapper/123:19:181
1213599413cyclictest31597-21sendmail-msp20:10:011
1213599413cyclictest31597-21sendmail-msp20:10:011
1213599413cyclictest0-21swapper/123:32:201
1213599413cyclictest0-21swapper/123:32:201
1213599413cyclictest0-21swapper/123:32:201
1213599413cyclictest0-21swapper/122:51:191
1213599413cyclictest0-21swapper/122:51:191
1213599413cyclictest0-21swapper/122:51:191
1213599413cyclictest0-21swapper/122:51:191
1213599413cyclictest0-21swapper/122:14:301
1213599413cyclictest0-21swapper/122:14:301
1213599413cyclictest0-21swapper/122:14:301
1213599413cyclictest0-21swapper/121:44:211
1213599413cyclictest0-21swapper/121:44:211
1213599413cyclictest0-21swapper/121:44:211
1213599413cyclictest0-21swapper/100:17:091
1213599413cyclictest0-21swapper/100:17:091
1213599413cyclictest0-21swapper/100:17:091
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional