You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-23 - 00:52
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Mon Jun 22, 2026 12:44:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
46050510irq/122-QManpo18794-2110:48:550
46050510irq/122-QManpo18794-2110:48:550
71490rcu_preempt20925-1expr07:09:511
71490rcu_preempt20925-1expr07:09:511
71470rcu_preempt0-21swapper/109:33:491
71470rcu_preempt0-21swapper/109:33:491
71460rcu_preempt0-21swapper/110:54:091
71460rcu_preempt0-21swapper/110:54:091
71450rcu_preempt0-21swapper/311:35:373
71450rcu_preempt0-21swapper/311:35:373
71440rcu_preempt22281-21ntp_states10:04:031
71440rcu_preempt22281-21ntp_states10:04:031
71440rcu_preempt22281-21ntp_states10:04:031
71420rcu_preempt23019-21latency_hist12:13:333
71420rcu_preempt23019-21latency_hist12:13:333
71420rcu_preempt23019-21latency_hist12:13:333
231622420chrt46050irq/122-QMan10:48:550
231622420chrt46050irq/122-QMan10:48:550
71410rcu_preempt0-21swapper/310:34:053
71410rcu_preempt0-21swapper/310:34:053
71410rcu_preempt0-21swapper/310:34:053
71410rcu_preempt0-21swapper/207:11:062
71410rcu_preempt0-21swapper/207:11:062
46050410irq/122-QManpo3730-2110:48:550
46050410irq/122-QManpo3730-2110:48:550
46050410irq/122-QManpo3730-2110:48:550
71400rcu_preempt9337-21sh09:38:563
71400rcu_preempt9337-21sh09:38:563
71400rcu_preempt9337-21sh09:38:563
71400rcu_preempt16603-1kworker/3:1H11:03:523
71400rcu_preempt16603-1kworker/3:1H11:03:523
71400rcu_preempt16603-1kworker/3:1H11:03:523
71400rcu_preempt0-21swapper/212:10:052
71400rcu_preempt0-21swapper/212:10:052
71400rcu_preempt0-21swapper/212:10:052
71400rcu_preempt0-21swapper/112:16:291
71400rcu_preempt0-21swapper/112:16:291
46050400irq/122-QManpo7565210:48:550
46050400irq/122-QManpo7565210:48:550
46050400irq/122-QManpo7565210:48:550
71390rcu_preempt8064-21unixbench_singl10:39:031
71390rcu_preempt8064-21unixbench_singl10:39:031
71390rcu_preempt8064-21unixbench_singl10:39:031
71390rcu_preempt11147-21apt-get08:13:511
71390rcu_preempt11147-21apt-get08:13:511
71390rcu_preempt0-21swapper/310:30:493
71390rcu_preempt0-21swapper/310:30:493
71390rcu_preempt0-21swapper/310:30:493
71390rcu_preempt0-21swapper/208:43:422
71390rcu_preempt0-21swapper/208:43:422
71390rcu_preempt0-21swapper/208:43:422
46650390irq/116-QManpo23968-2110:48:553
46650390irq/116-QManpo23968-2110:48:553
46050390irq/122-QManpo6591-2110:48:550
46050390irq/122-QManpo6591-2110:48:550
46050390irq/122-QManpo612-2110:48:550
46050390irq/122-QManpo612-2110:48:550
46050390irq/122-QManpo2877-2110:48:550
46050390irq/122-QManpo2877-2110:48:550
46050390irq/122-QManpo2877-2110:48:550
46050390irq/122-QManpo24981-2110:48:550
46050390irq/122-QManpo24981-2110:48:550
46050390irq/122-QManpo24981-2110:48:550
46050390irq/122-QManpo18642-2110:48:550
46050390irq/122-QManpo18642-2110:48:550
46050390irq/122-QManpo18642-2110:48:550
46050390irq/122-QManpo18556-2110:48:550
46050390irq/122-QManpo18556-2110:48:550
46050390irq/122-QManpo18556-2110:48:550
46050390irq/122-QManpo17311-2110:48:550
46050390irq/122-QManpo17311-2110:48:550
46050390irq/122-QManpo17311-2110:48:550
46050390irq/122-QManpo14066-2110:48:550
46050390irq/122-QManpo14066-2110:48:550
46050390irq/122-QManpo12696-2110:48:550
46050390irq/122-QManpo12696-2110:48:550
46050390irq/122-QManpo12696-2110:48:550
1599390migration/017842-21runrttasks12:03:230
1599390migration/017842-21runrttasks12:03:230
1599390migration/017842-21runrttasks12:03:230
71380rcu_preempt2936-21taskset09:28:123
71380rcu_preempt2936-21taskset09:28:123
71380rcu_preempt24531-21sh11:12:401
71380rcu_preempt24531-21sh11:12:401
71380rcu_preempt24531-21sh11:12:401
71380rcu_preempt0-21swapper/312:21:063
71380rcu_preempt0-21swapper/312:21:063
71380rcu_preempt0-21swapper/311:19:003
71380rcu_preempt0-21swapper/311:19:003
71380rcu_preempt0-21swapper/311:19:003
71380rcu_preempt0-21swapper/310:11:473
71380rcu_preempt0-21swapper/310:11:473
71380rcu_preempt0-21swapper/207:53:422
71380rcu_preempt0-21swapper/207:53:422
71380rcu_preempt0-21swapper/112:04:561
71380rcu_preempt0-21swapper/112:04:561
71380rcu_preempt0-21swapper/112:04:561
71380rcu_preempt0-21swapper/109:23:431
71380rcu_preempt0-21swapper/109:23:431
46050380irq/122-QManpo9022-2110:48:550
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional