You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-20 - 19:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sat Dec 20, 2025 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71610rcu_preempt0-21swapper/211:58:002
71610rcu_preempt0-21swapper/211:58:002
71610rcu_preempt0-21swapper/211:58:002
71510rcu_preempt0-21swapper/312:35:243
71510rcu_preempt0-21swapper/312:35:243
71510rcu_preempt0-21swapper/312:35:243
71480rcu_preempt1465-1kworker/3:1H10:30:193
71480rcu_preempt1465-1kworker/3:1H10:30:193
23696994619cyclictest12230-21/usr/sbin/munin08:25:332
23696994619cyclictest12230-21/usr/sbin/munin08:25:332
71450rcu_preempt0-21swapper/110:00:261
71450rcu_preempt0-21swapper/110:00:261
1599450migration/023666-21taskset07:10:090
1599450migration/023666-21taskset07:10:090
99750440irq/38-i2c-mpc0-21swapper/012:20:280
99750440irq/38-i2c-mpc0-21swapper/012:20:280
23696994415cyclictest5659-21meminfo11:25:332
23696994415cyclictest5659-21meminfo11:25:332
23696994415cyclictest5659-21meminfo11:25:332
71430rcu_preempt27552-1kworker/0:0H09:15:200
71430rcu_preempt27552-1kworker/0:0H09:15:200
71430rcu_preempt0-21swapper/309:29:173
71430rcu_preempt0-21swapper/309:29:173
71420rcu_preempt25684-1kworker/0:1H07:20:340
71420rcu_preempt25684-1kworker/0:1H07:20:340
71420rcu_preempt25684-1kworker/0:1H07:20:340
71420rcu_preempt0-21swapper/207:55:242
71420rcu_preempt0-21swapper/207:55:242
23696994221cyclictest22112-21df09:00:242
23696994221cyclictest22112-21df09:00:242
23696994221cyclictest14423-21munin-run10:45:112
23696994221cyclictest14423-21munin-run10:45:112
23696994216cyclictest0-21swapper/210:30:372
23696994216cyclictest0-21swapper/210:30:372
71410rcu_preempt2988-21copy10:25:231
71410rcu_preempt2988-21copy10:25:231
71410rcu_preempt11493-21ssh11:35:360
71410rcu_preempt11493-21ssh11:35:360
71410rcu_preempt0-21swapper/112:15:401
71410rcu_preempt0-21swapper/112:15:401
71410rcu_preempt0-21swapper/112:15:401
23696994117cyclictest0-21swapper/210:38:412
23696994117cyclictest0-21swapper/210:38:412
23696994117cyclictest0-21swapper/210:38:412
23696994117cyclictest0-21swapper/210:30:102
23696994117cyclictest0-21swapper/210:30:102
23696994117cyclictest0-21swapper/209:25:142
23696994117cyclictest0-21swapper/209:25:142
23696994117cyclictest0-21swapper/209:25:142
23696994113cyclictest29414-21meminfo11:10:322
23696994113cyclictest29414-21meminfo11:10:322
71400rcu_preempt28827-21ssh10:13:130
71400rcu_preempt28827-21ssh10:13:130
71400rcu_preempt23910-1kworker/3:2H10:05:153
71400rcu_preempt23910-1kworker/3:2H10:05:153
71400rcu_preempt0-21swapper/209:45:122
71400rcu_preempt0-21swapper/209:45:122
71400rcu_preempt0-21swapper/209:15:312
71400rcu_preempt0-21swapper/209:15:312
46050400irq/122-QManpo22454-2110:48:550
46050400irq/122-QManpo22454-2110:48:550
46050400irq/122-QManpo22454-2110:48:550
23696994019cyclictest1839-21diskstats12:15:282
23696994019cyclictest1839-21diskstats12:15:282
23696994019cyclictest1839-21diskstats12:15:282
23696994017cyclictest0-21swapper/208:50:112
23696994017cyclictest0-21swapper/208:50:112
23696994016cyclictest0-21swapper/209:33:032
23696994016cyclictest0-21swapper/209:33:032
23696994016cyclictest0-21swapper/207:45:222
23696994016cyclictest0-21swapper/207:45:222
23696994013cyclictest31256-21ntp_states07:35:342
23696994013cyclictest31256-21ntp_states07:35:342
23696994012cyclictest0-21swapper/211:03:332
23696994012cyclictest0-21swapper/211:03:332
23696994012cyclictest0-21swapper/211:03:332
71390rcu_preempt3416-21ssh10:25:290
71390rcu_preempt3416-21ssh10:25:290
71390rcu_preempt27552-1kworker/0:0H09:21:490
71390rcu_preempt27552-1kworker/0:0H09:21:490
71390rcu_preempt27552-1kworker/0:0H09:21:490
71390rcu_preempt18671-1ssh10:51:160
71390rcu_preempt18671-1ssh10:51:160
71390rcu_preempt0-21swapper/111:15:151
71390rcu_preempt0-21swapper/111:15:151
71390rcu_preempt0-21swapper/109:32:391
71390rcu_preempt0-21swapper/109:32:391
71390rcu_preempt0-21swapper/109:20:301
71390rcu_preempt0-21swapper/109:20:301
71390rcu_preempt0-21swapper/109:20:301
71390rcu_preempt0-21swapper/010:32:110
71390rcu_preempt0-21swapper/010:32:110
46450390irq/118-QManpo0-2110:48:552
46450390irq/118-QManpo0-2110:48:552
23696993927cyclictest15415-21apt-get09:50:242
23696993927cyclictest15415-21apt-get09:50:242
23696993920cyclictest24580-21munin-run09:10:102
23696993920cyclictest24580-21munin-run09:10:102
23696993919cyclictest8262-21df11:30:252
23696993919cyclictest8262-21df11:30:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional