You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-07 - 09:08
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sun Dec 07, 2025 00:53:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71650rcu_preempt0-21swapper/122:55:291
71650rcu_preempt0-21swapper/122:55:291
71590rcu_preempt0-21swapper/122:47:591
71590rcu_preempt0-21swapper/122:47:591
71560rcu_preempt0-21swapper/323:32:113
71560rcu_preempt0-21swapper/323:32:113
71560rcu_preempt0-21swapper/323:32:113
71520rcu_preempt9069-21ntp_states21:53:192
71520rcu_preempt9069-21ntp_states21:53:192
71500rcu_preempt0-21swapper/220:42:542
71500rcu_preempt0-21swapper/220:42:542
71470rcu_preempt0-21swapper/300:14:293
71470rcu_preempt0-21swapper/300:14:293
71460rcu_preempt0-21swapper/122:33:001
71460rcu_preempt0-21swapper/122:33:001
71460rcu_preempt0-21swapper/122:33:001
71460rcu_preempt0-21swapper/122:02:061
71460rcu_preempt0-21swapper/122:02:061
71460rcu_preempt0-21swapper/122:02:061
71460rcu_preempt0-21swapper/120:47:571
71460rcu_preempt0-21swapper/120:47:571
71450rcu_preempt0-21swapper/122:38:061
71450rcu_preempt0-21swapper/122:38:061
71430rcu_preempt6409-21ssh21:48:150
71430rcu_preempt6409-21ssh21:48:150
71430rcu_preempt0-21swapper/123:44:411
71430rcu_preempt0-21swapper/123:44:411
71430rcu_preempt0-21swapper/123:44:411
71410rcu_preempt32764-21cyclictest23:48:121
71410rcu_preempt32764-21cyclictest23:48:121
71410rcu_preempt0-21swapper/020:43:020
71410rcu_preempt0-21swapper/020:43:020
46050410irq/122-QManpo0-210
46050410irq/122-QManpo0-210
71400rcu_preempt32664-21diskmemload00:33:190
71400rcu_preempt32664-21diskmemload00:33:190
71400rcu_preempt32664-21diskmemload00:33:190
71400rcu_preempt15452-1latency_hist01:12:591
71400rcu_preempt15452-1latency_hist01:12:591
71400rcu_preempt0-21swapper/022:09:270
71400rcu_preempt0-21swapper/022:09:270
71400rcu_preempt0-21swapper/022:09:270
71400rcu_preempt0-21swapper/021:45:200
71400rcu_preempt0-21swapper/021:45:200
46050400irq/122-QManpo5547-2109:24:360
46050400irq/122-QManpo5547-2109:24:360
71390rcu_preempt12887-21snmpd20:00:170
71390rcu_preempt12887-21snmpd20:00:170
71390rcu_preempt12548-21kworker/1:022:06:121
71390rcu_preempt12548-21kworker/1:022:06:121
71390rcu_preempt0-21swapper/123:10:261
71390rcu_preempt0-21swapper/123:10:261
188192390chrt46650irq/116-QMan09:24:363
188192390chrt46650irq/116-QMan09:24:363
71380rcu_preempt6978-21sh22:52:072
71380rcu_preempt6978-21sh22:52:072
71380rcu_preempt24078-21taskset21:05:132
71380rcu_preempt24078-21taskset21:05:132
71380rcu_preempt11140-1kworker/2:0H21:58:232
71380rcu_preempt11140-1kworker/2:0H21:58:232
71380rcu_preempt11140-1kworker/2:0H21:58:232
71380rcu_preempt0-21swapper/100:47:571
71380rcu_preempt0-21swapper/100:47:571
71380rcu_preempt0-21swapper/100:42:351
71380rcu_preempt0-21swapper/100:42:351
71380rcu_preempt0-21swapper/100:42:351
71370rcu_preempt32664-21diskmemload22:05:182
71370rcu_preempt32664-21diskmemload22:05:182
71370rcu_preempt28825-1kworker/0:1H00:48:200
71370rcu_preempt28825-1kworker/0:1H00:48:200
71370rcu_preempt21503-21taskset20:57:362
71370rcu_preempt21503-21taskset20:57:362
71370rcu_preempt21503-21taskset20:57:362
71370rcu_preempt17062-21sh23:11:092
71370rcu_preempt17062-21sh23:11:092
71370rcu_preempt10502-21sh23:59:580
71370rcu_preempt10502-21sh23:59:580
71370rcu_preempt0-21swapper/323:58:023
71370rcu_preempt0-21swapper/323:58:023
71370rcu_preempt0-21swapper/223:22:112
71370rcu_preempt0-21swapper/223:22:112
71370rcu_preempt0-21swapper/223:22:112
71370rcu_preempt0-21swapper/121:40:221
71370rcu_preempt0-21swapper/121:40:221
71370rcu_preempt0-21swapper/100:58:581
71370rcu_preempt0-21swapper/100:58:581
71370rcu_preempt0-21swapper/100:04:161
71370rcu_preempt0-21swapper/100:04:161
71370rcu_preempt0-21swapper/022:56:590
71370rcu_preempt0-21swapper/022:56:590
71370rcu_preempt0-21swapper/022:20:240
71370rcu_preempt0-21swapper/022:20:240
71370rcu_preempt0-21swapper/022:20:240
71370rcu_preempt0-21swapper/021:32:570
71370rcu_preempt0-21swapper/020:33:190
71370rcu_preempt0-21swapper/020:33:190
71370rcu_preempt0-21swapper/000:47:150
71370rcu_preempt0-21swapper/000:47:150
71370rcu_preempt0-21swapper/000:28:020
71370rcu_preempt0-21swapper/000:28:020
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional