You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-04 - 20:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Thu Dec 04, 2025 12:53:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71600rcu_preempt0-21swapper/210:45:112
71600rcu_preempt0-21swapper/210:45:112
71530rcu_preempt20054-21copy08:22:591
71530rcu_preempt20054-21copy08:22:591
71530rcu_preempt20054-21copy08:22:591
8643994816cyclictest6095-21aten_r4power_vo10:38:031
8643994816cyclictest6095-21aten_r4power_vo10:38:031
8643994816cyclictest6095-21aten_r4power_vo10:38:031
100550460irq/38-i2c-mpc241ksoftirqd/210:35:222
100550460irq/38-i2c-mpc241ksoftirqd/210:35:222
8643994424cyclictest29418-21meminfo11:23:131
8643994424cyclictest29418-21meminfo11:23:131
100550440irq/38-i2c-mpc231rcuc/213:03:362
100550440irq/38-i2c-mpc231rcuc/213:03:362
100550440irq/38-i2c-mpc231rcuc/212:48:322
100550440irq/38-i2c-mpc231rcuc/212:48:322
71430rcu_preempt32183-21kworker/0:011:32:520
71430rcu_preempt32183-21kworker/0:011:32:520
71430rcu_preempt0-21swapper/211:04:092
71430rcu_preempt0-21swapper/211:04:092
8643994230cyclictest11284-21apt-get09:42:591
8643994230cyclictest11284-21apt-get09:42:591
8643994222cyclictest15073-21meminfo11:58:111
8643994222cyclictest15073-21meminfo11:58:111
8643994222cyclictest15073-21meminfo11:58:111
8643994221cyclictest12628-21ntp_states11:53:141
8643994221cyclictest12628-21ntp_states11:53:141
8643994220cyclictest21926-21mailstats11:08:151
8643994220cyclictest21926-21mailstats11:08:151
8643994220cyclictest21926-21mailstats11:08:151
8643994220cyclictest21017-21ssh11:07:491
8643994220cyclictest21017-21ssh11:07:491
8643994219cyclictest0-21swapper/108:03:011
8643994219cyclictest0-21swapper/108:03:011
8643994121cyclictest9173-21memory09:38:121
8643994121cyclictest9173-21memory09:38:121
8643994120cyclictest13518-21latency_hist12:57:511
8643994120cyclictest13518-21latency_hist12:57:511
8643994119cyclictest2067-21df_inode11:33:101
8643994119cyclictest2067-21df_inode11:33:101
8643994119cyclictest2067-21df_inode11:33:101
8643994119cyclictest0-21swapper/110:48:151
8643994119cyclictest0-21swapper/110:48:151
8643994117cyclictest0-21swapper/110:28:141
8643994117cyclictest0-21swapper/110:28:141
8643994117cyclictest0-21swapper/108:12:491
8643994117cyclictest0-21swapper/108:12:491
8643994117cyclictest0-21swapper/108:12:491
8643994116cyclictest0-21swapper/111:28:141
8643994116cyclictest0-21swapper/111:28:141
8643994114cyclictest8626-21runrttasks12:22:381
8643994114cyclictest8626-21runrttasks12:22:381
71410rcu_preempt24408-1sed10:08:181
71410rcu_preempt24408-1sed10:08:181
71410rcu_preempt0-21swapper/309:38:003
71410rcu_preempt0-21swapper/309:38:003
46050410irq/122-QManpo3427-210
46050410irq/122-QManpo3427-210
100550410irq/38-i2c-mpc231rcuc/213:08:372
100550410irq/38-i2c-mpc231rcuc/213:08:372
100550410irq/38-i2c-mpc231rcuc/213:08:372
100550410irq/38-i2c-mpc231rcuc/212:23:262
100550410irq/38-i2c-mpc231rcuc/212:23:262
100550410irq/38-i2c-mpc231rcuc/212:23:262
8643994021cyclictest19965-21users13:08:171
8643994021cyclictest19965-21users13:08:171
8643994021cyclictest19965-21users13:08:171
8643994020cyclictest15833-21sh10:57:481
8643994020cyclictest15833-21sh10:57:481
8643994019cyclictest8978-21ntp_states10:43:131
8643994019cyclictest8978-21ntp_states10:43:131
8643994019cyclictest26914-21sed10:13:191
8643994019cyclictest26914-21sed10:13:191
8643994019cyclictest1920-21df_inode09:13:041
8643994019cyclictest1920-21df_inode09:13:041
8643994019cyclictest16284-21diskstats10:58:061
8643994019cyclictest16284-21diskstats10:58:061
8643994019cyclictest16284-21diskstats10:58:061
8643994019cyclictest0-21swapper/109:58:051
8643994019cyclictest0-21swapper/109:58:051
8643994019cyclictest0-21swapper/109:58:051
8643994017cyclictest8626-21runrttasks10:04:331
8643994017cyclictest8626-21runrttasks10:04:331
71400rcu_preempt0-21swapper/212:33:252
71400rcu_preempt0-21swapper/212:33:252
71400rcu_preempt0-21swapper/212:33:252
71400rcu_preempt0-21swapper/010:11:040
71400rcu_preempt0-21swapper/010:11:040
71400rcu_preempt0-21swapper/009:32:540
71400rcu_preempt0-21swapper/009:32:540
71400rcu_preempt0-21swapper/009:32:540
8643993929cyclictest24577-21/usr/sbin/munin08:38:061
8643993929cyclictest24577-21/usr/sbin/munin08:38:061
8643993920cyclictest30209-21ssh12:27:541
8643993920cyclictest30209-21ssh12:27:541
8643993920cyclictest30209-21ssh12:27:541
8643993919cyclictest17489-21diskstats12:03:061
8643993919cyclictest17489-21diskstats12:03:061
8643993918cyclictest48022sleep110:34:401
8643993918cyclictest48022sleep110:34:401
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional