You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-04 - 13:15
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Thu Dec 04, 2025 00:53:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71480rcu_preempt10420-21copy22:28:050
71480rcu_preempt10420-21copy22:28:050
71470rcu_preempt29559-21ssh22:03:091
71470rcu_preempt29559-21ssh22:03:091
71470rcu_preempt29559-21ssh22:03:091
46050400irq/122-QManpo22574-2109:24:360
46050400irq/122-QManpo22574-2109:24:360
46050400irq/122-QManpo22574-2109:24:360
71390rcu_preempt0-21swapper/023:16:140
71390rcu_preempt0-21swapper/023:16:140
46050390irq/122-QManpo12275-2109:24:360
46050390irq/122-QManpo12275-2109:24:360
15333993921cyclictest32298-21ssh23:07:273
15333993921cyclictest32298-21ssh23:07:273
15333993921cyclictest32298-21ssh23:07:273
46050380irq/122-QManpo8764-2109:24:360
46050380irq/122-QManpo8764-2109:24:360
46050380irq/122-QManpo5387-2109:24:360
46050380irq/122-QManpo5387-2109:24:360
46050380irq/122-QManpo5387-2109:24:360
46050380irq/122-QManpo1605-2109:24:360
46050380irq/122-QManpo1605-2109:24:360
71370rcu_preempt0-21swapper/223:06:022
71370rcu_preempt0-21swapper/223:06:022
71370rcu_preempt0-21swapper/223:06:022
71370rcu_preempt0-21swapper/100:12:411
71370rcu_preempt0-21swapper/100:12:411
71370rcu_preempt0-21swapper/023:31:480
71370rcu_preempt0-21swapper/023:31:480
71370rcu_preempt0-21swapper/022:41:470
71370rcu_preempt0-21swapper/022:41:470
71370rcu_preempt0-21swapper/022:17:540
71370rcu_preempt0-21swapper/000:26:460
71370rcu_preempt0-21swapper/000:26:460
46050370irq/122-QManpo19345-10
46050370irq/122-QManpo19345-10
1533399378cyclictest24580-21df_abs22:53:043
1533399378cyclictest24580-21df_abs22:53:043
15333993717cyclictest26997-21ntp_states21:58:153
15333993717cyclictest26997-21ntp_states21:58:153
71360rcu_preempt28979-21taskset23:00:520
71360rcu_preempt28979-21taskset23:00:520
71360rcu_preempt28979-21taskset23:00:520
71360rcu_preempt16347-1kworker/0:1H22:00:240
71360rcu_preempt16347-1kworker/0:1H22:00:240
71360rcu_preempt0-21swapper/222:44:262
71360rcu_preempt0-21swapper/222:44:262
71360rcu_preempt0-21swapper/122:16:411
71360rcu_preempt0-21swapper/122:16:411
71360rcu_preempt0-21swapper/121:23:021
71360rcu_preempt0-21swapper/121:23:021
71360rcu_preempt0-21swapper/120:28:241
71360rcu_preempt0-21swapper/120:28:241
71360rcu_preempt0-21swapper/120:04:001
71360rcu_preempt0-21swapper/120:04:001
71360rcu_preempt0-21swapper/022:57:240
71360rcu_preempt0-21swapper/022:57:240
71360rcu_preempt0-21swapper/020:53:250
71360rcu_preempt0-21swapper/020:53:250
71360rcu_preempt0-21swapper/020:53:250
71360rcu_preempt0-21swapper/019:52:130
71360rcu_preempt0-21swapper/019:52:130
46050360irq/122-QManpo2829-2109:24:360
46050360irq/122-QManpo2829-2109:24:360
46050360irq/122-QManpo24242-2109:24:360
46050360irq/122-QManpo24242-2109:24:360
46050360irq/122-QManpo22063-210
46050360irq/122-QManpo22063-210
46050360irq/122-QManpo22063-210
46050360irq/122-QManpo18172-2109:24:360
46050360irq/122-QManpo18172-2109:24:360
46050360irq/122-QManpo18172-2109:24:360
46050360irq/122-QManpo15406-210
46050360irq/122-QManpo15406-210
46050360irq/122-QManpo15406-210
208522360sleep015240-1kworker/0:2H19:59:050
208522360sleep015240-1kworker/0:2H19:59:050
15333993617cyclictest0-21swapper/321:44:473
15333993617cyclictest0-21swapper/321:44:473
15333993617cyclictest0-21swapper/321:44:473
15333993615cyclictest29609-21meminfo22:03:093
15333993615cyclictest29609-21meminfo22:03:093
15333993615cyclictest29609-21meminfo22:03:093
15333993615cyclictest2903-21/usr/sbin/munin22:13:153
15333993615cyclictest2903-21/usr/sbin/munin22:13:153
15333993612cyclictest31232-21ssh00:03:183
15333993612cyclictest31232-21ssh00:03:183
15333993612cyclictest0-21swapper/322:22:583
15333993612cyclictest0-21swapper/322:22:583
79342350sleep031985-1kworker/0:0H21:09:180
79342350sleep031985-1kworker/0:0H21:09:180
79342350sleep031985-1kworker/0:0H21:09:180
71350rcu_preempt5661-1kworker/0:0H23:39:310
71350rcu_preempt5661-1kworker/0:0H23:39:310
71350rcu_preempt30804-21/usr/sbin/munin23:03:190
71350rcu_preempt30804-21/usr/sbin/munin23:03:190
71350rcu_preempt30804-21/usr/sbin/munin23:03:190
71350rcu_preempt29526-21copy20:32:562
71350rcu_preempt29526-21copy20:32:562
71350rcu_preempt25615-21ssh23:53:152
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional