You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-04 - 21:51
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sat Jul 04, 2026 12:44:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71460rcu_preempt0-21swapper/308:03:593
71460rcu_preempt0-21swapper/308:03:593
71460rcu_preempt0-21swapper/308:03:593
46050460irq/122-QManpo19501-2110:48:550
46050460irq/122-QManpo19501-2110:48:550
71450rcu_preempt0-21swapper/210:03:492
71450rcu_preempt0-21swapper/210:03:492
71450rcu_preempt0-21swapper/210:03:492
71440rcu_preempt7047-21sh11:55:510
71440rcu_preempt7047-21sh11:55:510
71440rcu_preempt7047-21sh11:55:510
71440rcu_preempt0-21swapper/112:23:561
71440rcu_preempt0-21swapper/112:23:561
71440rcu_preempt0-21swapper/112:23:561
1976999443cyclictest0-21swapper/210:23:592
1976999443cyclictest0-21swapper/210:23:592
19769994419cyclictest0-21swapper/212:38:562
19769994419cyclictest0-21swapper/212:38:562
71430rcu_preempt12822-21copy10:03:550
71430rcu_preempt12822-21copy10:03:550
71430rcu_preempt12822-21copy10:03:550
71430rcu_preempt12770-21apt-get10:04:093
71430rcu_preempt12770-21apt-get10:04:093
71430rcu_preempt12770-21apt-get10:04:093
71430rcu_preempt0-21swapper/209:55:422
71430rcu_preempt0-21swapper/209:55:422
71430rcu_preempt0-21swapper/209:55:422
19770994314cyclictest28496-21users07:44:123
19770994314cyclictest28496-21users07:44:123
19770994314cyclictest28496-21users07:44:123
19770994314cyclictest16032-21ntp_states10:09:103
19770994314cyclictest16032-21ntp_states10:09:103
19770994314cyclictest16032-21ntp_states10:09:103
1976999432cyclictest1959-21runrttasks07:39:112
1976999432cyclictest1959-21runrttasks07:39:112
46050420irq/122-QManpo0-210
46050420irq/122-QManpo0-210
19770994218cyclictest0-21swapper/307:39:053
19770994218cyclictest0-21swapper/307:39:053
19770994214cyclictest0-21swapper/307:59:083
19770994214cyclictest0-21swapper/307:59:083
71410rcu_preempt27612-21forks11:34:013
71410rcu_preempt27612-21forks11:34:013
71410rcu_preempt0-21swapper/011:03:440
71410rcu_preempt0-21swapper/011:03:440
46050410irq/122-QManpo32751-2110:48:550
46050410irq/122-QManpo32751-2110:48:550
46050410irq/122-QManpo0-210
46050410irq/122-QManpo0-210
19770994120cyclictest8192-21meminfo08:29:043
19770994120cyclictest8192-21meminfo08:29:043
19770994120cyclictest12324-21meminfo11:04:063
19770994120cyclictest12324-21meminfo11:04:063
71400rcu_preempt12198-1kworker/1:0H10:03:561
71400rcu_preempt12198-1kworker/1:0H10:03:561
71400rcu_preempt12198-1kworker/1:0H10:03:561
71400rcu_preempt0-21swapper/209:09:502
71400rcu_preempt0-21swapper/209:09:502
71400rcu_preempt0-21swapper/209:09:502
71400rcu_preempt0-21swapper/009:21:060
71400rcu_preempt0-21swapper/009:21:060
71400rcu_preempt0-21swapper/009:21:060
46050400irq/122-QManpo473-2110:48:550
46050400irq/122-QManpo473-2110:48:550
46050400irq/122-QManpo473-2110:48:550
19770994019cyclictest28850-21memory10:34:063
19770994019cyclictest28850-21memory10:34:063
19770994019cyclictest14891-21meminfo11:09:073
19770994019cyclictest14891-21meminfo11:09:073
19770994019cyclictest14891-21meminfo11:09:073
19770994016cyclictest17495-21/usr/sbin/munin09:04:033
19770994016cyclictest17495-21/usr/sbin/munin09:04:033
19770994015cyclictest22871-21grep07:24:143
19770994015cyclictest22871-21grep07:24:143
71390rcu_preempt14129-1kworker/0:2H12:15:350
71390rcu_preempt14129-1kworker/0:2H12:15:350
71390rcu_preempt0-21swapper/307:14:013
71390rcu_preempt0-21swapper/307:14:013
71390rcu_preempt0-21swapper/111:00:471
71390rcu_preempt0-21swapper/111:00:471
19770993925cyclictest30385-21diskstats11:39:003
19770993925cyclictest30385-21diskstats11:39:003
19770993925cyclictest30385-21diskstats11:39:003
19770993920cyclictest28495-21ntp_states09:29:113
19770993920cyclictest28495-21ntp_states09:29:113
19770993920cyclictest28495-21ntp_states09:29:113
19770993920cyclictest28495-21ntp_states09:29:113
19770993919cyclictest20703-21df10:18:583
19770993919cyclictest20703-21df10:18:583
19770993918cyclictest3628-21ntp_states11:49:103
19770993918cyclictest3628-21ntp_states11:49:103
19770993918cyclictest3628-21ntp_states11:49:103
19770993916cyclictest224251kworker/3:4H12:27:193
19770993916cyclictest224251kworker/3:4H12:27:193
19770993916cyclictest224251kworker/3:4H12:27:193
19770993916cyclictest0-21swapper/311:24:103
19770993916cyclictest0-21swapper/311:24:103
19770993916cyclictest0-21swapper/311:24:103
19770993916cyclictest0-21swapper/309:41:313
19770993916cyclictest0-21swapper/309:41:313
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional