You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-14 - 06:59
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Tue Apr 14, 2026 00:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71630rcu_preempt0-21swapper/221:13:542
71630rcu_preempt0-21swapper/221:13:542
71620rcu_preempt9665-21kworker/0:121:42:290
71620rcu_preempt9665-21kworker/0:121:42:290
71620rcu_preempt9665-21kworker/0:121:42:290
46050480irq/122-QManpo22856-2110:48:550
46050480irq/122-QManpo22856-2110:48:550
71440rcu_preempt0-21swapper/019:57:340
71440rcu_preempt0-21swapper/019:57:340
71420rcu_preempt10474-21latency_hist22:42:212
71420rcu_preempt10474-21latency_hist22:42:212
71420rcu_preempt10474-21latency_hist22:42:212
100650420irq/38-i2c-mpc181ksoftirqd/123:35:211
100650420irq/38-i2c-mpc181ksoftirqd/123:35:211
71410rcu_preempt19205-1kworker/0:0H21:26:230
71410rcu_preempt19205-1kworker/0:0H21:26:230
71410rcu_preempt19205-1kworker/0:0H21:26:230
71410rcu_preempt0-21swapper/020:34:440
71410rcu_preempt0-21swapper/020:34:440
71410rcu_preempt0-21swapper/020:34:440
71410rcu_preempt0-21swapper/000:35:480
71410rcu_preempt0-21swapper/000:35:480
71410rcu_preempt0-21swapper/000:35:480
71400rcu_preempt4244-21copy19:57:210
71400rcu_preempt4244-21copy19:57:210
1599400migration/07594-21latency_hist22:37:210
1599400migration/07594-21latency_hist22:37:210
71390rcu_preempt30188-1kworker/2:2H22:22:432
71390rcu_preempt30188-1kworker/2:2H22:22:432
71390rcu_preempt26156-21/usr/sbin/munin22:12:450
71390rcu_preempt26156-21/usr/sbin/munin22:12:450
71390rcu_preempt24376-21tr23:07:311
71390rcu_preempt24376-21tr23:07:311
71390rcu_preempt10877-1kworker/1:4H21:52:381
71390rcu_preempt10877-1kworker/1:4H21:52:381
71390rcu_preempt10877-1kworker/1:4H21:52:381
71390rcu_preempt0-21swapper/123:53:501
71390rcu_preempt0-21swapper/123:53:501
71390rcu_preempt0-21swapper/023:10:360
71390rcu_preempt0-21swapper/023:10:360
71390rcu_preempt0-21swapper/022:29:220
71390rcu_preempt0-21swapper/022:29:220
71390rcu_preempt0-21swapper/000:05:140
71390rcu_preempt0-21swapper/000:05:140
46450390irq/118-QManpo23252-2110:48:552
46450390irq/118-QManpo23252-2110:48:552
100650390irq/38-i2c-mpc14985-21ssh22:50:101
100650390irq/38-i2c-mpc14985-21ssh22:50:101
100650390irq/38-i2c-mpc14985-21ssh22:50:101
71380rcu_preempt978-21sh22:24:270
71380rcu_preempt978-21sh22:24:270
71380rcu_preempt0-21swapper/223:48:402
71380rcu_preempt0-21swapper/223:48:402
71380rcu_preempt0-21swapper/123:42:101
71380rcu_preempt0-21swapper/123:42:101
71380rcu_preempt0-21swapper/123:42:101
71380rcu_preempt0-21swapper/023:53:130
71380rcu_preempt0-21swapper/023:53:130
71380rcu_preempt0-21swapper/022:58:290
71380rcu_preempt0-21swapper/022:58:290
71380rcu_preempt0-21swapper/000:38:480
71380rcu_preempt0-21swapper/000:38:480
71380rcu_preempt0-21swapper/000:38:480
71370rcu_preempt31870-1kworker/3:0H22:22:493
71370rcu_preempt31870-1kworker/3:0H22:22:493
71370rcu_preempt24180-21kworker/0:223:06:500
71370rcu_preempt24180-21kworker/0:223:06:500
71370rcu_preempt24180-21kworker/0:223:06:500
71370rcu_preempt19587-21latency_hist23:57:212
71370rcu_preempt19587-21latency_hist23:57:212
71370rcu_preempt14061-21diskmemload21:49:510
71370rcu_preempt14061-21diskmemload21:49:510
71370rcu_preempt14061-21diskmemload21:49:510
71370rcu_preempt12578-21runrttasks22:45:530
71370rcu_preempt12578-21runrttasks22:45:530
71370rcu_preempt12578-21runrttasks22:45:530
71370rcu_preempt0-21swapper/223:07:042
71370rcu_preempt0-21swapper/223:07:042
71370rcu_preempt0-21swapper/223:07:042
71370rcu_preempt0-21swapper/221:42:242
71370rcu_preempt0-21swapper/221:42:242
71370rcu_preempt0-21swapper/221:23:342
71370rcu_preempt0-21swapper/221:23:342
71370rcu_preempt0-21swapper/221:23:342
71370rcu_preempt0-21swapper/221:19:262
71370rcu_preempt0-21swapper/221:19:262
71370rcu_preempt0-21swapper/221:19:262
71370rcu_preempt0-21swapper/023:51:050
71370rcu_preempt0-21swapper/023:51:050
71370rcu_preempt0-21swapper/023:28:430
71370rcu_preempt0-21swapper/023:28:430
71370rcu_preempt0-21swapper/023:24:050
71370rcu_preempt0-21swapper/023:24:050
71370rcu_preempt0-21swapper/023:24:050
71370rcu_preempt0-21swapper/022:07:210
71370rcu_preempt0-21swapper/022:07:210
71370rcu_preempt0-21swapper/000:31:440
71370rcu_preempt0-21swapper/000:31:440
71370rcu_preempt0-21swapper/000:25:190
71370rcu_preempt0-21swapper/000:25:190
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional