You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-21 - 03:13
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot4.osadl.org (updated Fri Nov 21, 2025 00:53:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71680rcu_preempt0-21swapper/223:59:012
71680rcu_preempt0-21swapper/223:59:012
71680rcu_preempt0-21swapper/223:59:012
71670rcu_preempt0-21swapper/300:41:053
71670rcu_preempt0-21swapper/300:41:053
71670rcu_preempt0-21swapper/223:07:102
71670rcu_preempt0-21swapper/223:07:102
71630rcu_preempt0-21swapper/223:39:462
71630rcu_preempt0-21swapper/223:39:462
100550480irq/38-i2c-mpc0-21swapper/323:15:263
100550480irq/38-i2c-mpc0-21swapper/323:15:263
71460rcu_preempt0-21swapper/100:27:461
71460rcu_preempt0-21swapper/100:27:461
71460rcu_preempt0-21swapper/100:27:461
519299454cyclictest0-21swapper/121:27:591
519299454cyclictest0-21swapper/121:27:591
519299453cyclictest0-21swapper/123:52:531
519299453cyclictest0-21swapper/123:52:531
71440rcu_preempt4252-1kworker/2:2H23:43:022
71440rcu_preempt4252-1kworker/2:2H23:43:022
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional