You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-21 - 22:15
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot4.osadl.org (updated Thu Aug 21, 2025 12:53:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71740rcu_preempt0-21swapper/212:03:492
71740rcu_preempt0-21swapper/212:03:492
71610rcu_preempt0-21swapper/210:36:412
71610rcu_preempt0-21swapper/210:36:412
71580rcu_preempt0-21swapper/009:58:080
71580rcu_preempt0-21swapper/009:58:080
2615299483cyclictest0-21swapper/112:36:131
2615299483cyclictest0-21swapper/112:36:131
71470rcu_preempt0-21swapper/013:10:580
71470rcu_preempt0-21swapper/013:10:580
71470rcu_preempt0-21swapper/013:10:580
71470rcu_preempt0-21swapper/013:10:580
71460rcu_preempt0-21swapper/011:41:500
71460rcu_preempt0-21swapper/011:41:500
71450rcu_preempt0-21swapper/212:21:012
71450rcu_preempt0-21swapper/212:21:012
2615299454cyclictest0-21swapper/111:31:141
2615299454cyclictest0-21swapper/111:31:141
2615299454cyclictest0-21swapper/110:06:181
2615299454cyclictest0-21swapper/110:06:181
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional