You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-09 - 00:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 376 highest latencies:
System rack4slot4.osadl.org (updated Mon Jun 08, 2026 12:44:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2031799603cyclictest0-21swapper/010:20:050
2031799603cyclictest0-21swapper/010:20:050
2031799603cyclictest0-21swapper/010:20:050
20317995315cyclictest22442-21apt-get12:23:300
20317995315cyclictest22442-21apt-get12:23:300
20317995216cyclictest1724-21apt-get09:38:300
20317995216cyclictest1724-21apt-get09:38:300
20317995216cyclictest1724-21apt-get09:38:300
2031799514cyclictest0-21swapper/010:57:220
2031799514cyclictest0-21swapper/010:57:220
2031799514cyclictest0-21swapper/009:46:040
2031799514cyclictest0-21swapper/009:46:040
2031799513cyclictest0-21swapper/010:33:300
2031799513cyclictest0-21swapper/010:33:300
2031799513cyclictest0-21swapper/010:05:540
2031799513cyclictest0-21swapper/010:05:540
2031799513cyclictest0-21swapper/010:05:540
2031799513cyclictest0-21swapper/007:33:370
2031799513cyclictest0-21swapper/007:33:370
20317995116cyclictest0-21swapper/009:48:480
20317995116cyclictest0-21swapper/009:48:480
20317995116cyclictest0-21swapper/009:48:480
71500rcu_preempt0-21swapper/011:38:030
71500rcu_preempt0-21swapper/011:38:030
46050500irq/122-QManpo20186-2110:48:550
46050500irq/122-QManpo20186-2110:48:550
2031799503cyclictest0-21swapper/012:22:400
2031799503cyclictest0-21swapper/012:22:400
2031799503cyclictest0-21swapper/012:22:400
2031799503cyclictest0-21swapper/011:06:490
2031799503cyclictest0-21swapper/011:06:490
2031799503cyclictest0-21swapper/011:06:490
2031799503cyclictest0-21swapper/010:12:130
2031799503cyclictest0-21swapper/010:12:130
2031799503cyclictest0-21swapper/010:12:130
2031799503cyclictest0-21swapper/009:30:420
2031799503cyclictest0-21swapper/009:30:420
2031799503cyclictest0-21swapper/009:30:420
2031799503cyclictest0-21swapper/007:56:360
2031799503cyclictest0-21swapper/007:56:360
2031799503cyclictest0-21swapper/007:56:360
2031799502cyclictest23507-21meminfo07:23:370
2031799502cyclictest23507-21meminfo07:23:370
2031799502cyclictest23507-21meminfo07:23:370
2031799502cyclictest20346-21df_inode10:13:320
2031799502cyclictest20346-21df_inode10:13:320
2031799502cyclictest20346-21df_inode10:13:320
2031799501cyclictest26889-21ssh10:26:040
2031799501cyclictest26889-21ssh10:26:040
2031799501cyclictest26889-21ssh10:26:040
20317995014cyclictest21377-21latency_hist09:13:300
20317995014cyclictest21377-21latency_hist09:13:300
20317995014cyclictest21377-21latency_hist09:13:300
20317995013cyclictest12845-21sendmail-msp08:48:330
20317995013cyclictest12845-21sendmail-msp08:48:330
20317995013cyclictest12845-21sendmail-msp08:48:330
2031799495cyclictest24128-1kworker/0:2H07:28:470
2031799495cyclictest24128-1kworker/0:2H07:28:470
2031799494cyclictest0-21swapper/008:17:200
2031799494cyclictest0-21swapper/008:17:200
2031799493cyclictest0-21swapper/012:28:460
2031799493cyclictest0-21swapper/012:28:460
2031799493cyclictest0-21swapper/012:16:430
2031799493cyclictest0-21swapper/012:16:430
2031799493cyclictest0-21swapper/012:16:430
2031799493cyclictest0-21swapper/012:08:450
2031799493cyclictest0-21swapper/012:08:450
2031799493cyclictest0-21swapper/011:46:050
2031799493cyclictest0-21swapper/011:46:050
2031799493cyclictest0-21swapper/011:46:050
2031799493cyclictest0-21swapper/011:38:440
2031799493cyclictest0-21swapper/011:38:440
2031799493cyclictest0-21swapper/011:38:440
2031799493cyclictest0-21swapper/011:38:440
2031799493cyclictest0-21swapper/011:23:370
2031799493cyclictest0-21swapper/011:23:370
2031799493cyclictest0-21swapper/011:23:370
2031799493cyclictest0-21swapper/011:09:580
2031799493cyclictest0-21swapper/011:09:580
2031799493cyclictest0-21swapper/011:09:580
2031799493cyclictest0-21swapper/011:09:580
2031799493cyclictest0-21swapper/010:51:490
2031799493cyclictest0-21swapper/010:51:490
2031799493cyclictest0-21swapper/010:51:490
2031799493cyclictest0-21swapper/009:20:450
2031799493cyclictest0-21swapper/009:20:450
2031799492cyclictest383-21munin-run12:43:180
2031799492cyclictest383-21munin-run12:43:180
2031799492cyclictest383-21munin-run12:43:180
2031799492cyclictest32320-21ssh09:33:440
2031799492cyclictest32320-21ssh09:33:440
2031799492cyclictest32320-21ssh09:33:440
2031799492cyclictest12255-21/usr/sbin/munin12:03:270
2031799492cyclictest12255-21/usr/sbin/munin12:03:270
2031799492cyclictest12255-21/usr/sbin/munin12:03:270
20317994916cyclictest0-21swapper/010:44:440
20317994916cyclictest0-21swapper/010:44:440
20317994916cyclictest0-21swapper/010:44:440
2031799483cyclictest0-21swapper/008:28:370
2031799483cyclictest0-21swapper/008:28:370
2031799482cyclictest18705-21df09:03:300
2031799482cyclictest18705-21df09:03:300
2031799482cyclictest12072-21munin-run12:03:180
2031799482cyclictest12072-21munin-run12:03:180
2031799482cyclictest0-21swapper/007:58:450
2031799482cyclictest0-21swapper/007:58:450
2031799481cyclictest26685-21df_abs09:23:320
2031799481cyclictest26685-21df_abs09:23:320
2031799481cyclictest26685-21df_abs09:23:320
2031799481cyclictest21646-21sed11:18:440
2031799481cyclictest21646-21sed11:18:440
20317994814cyclictest86192sleep008:27:430
20317994814cyclictest86192sleep008:27:430
20317994814cyclictest27279-21users11:28:460
20317994814cyclictest27279-21users11:28:460
20317994814cyclictest27279-21users11:28:460
20317994814cyclictest19317-21ntp_states11:13:500
20317994814cyclictest19317-21ntp_states11:13:500
20317994814cyclictest19317-21ntp_states11:13:500
2031799472cyclictest2098-21df08:03:310
2031799472cyclictest2098-21df08:03:310
2031799472cyclictest2098-21df08:03:310
2031799472cyclictest12442-21diskstats09:58:360
2031799472cyclictest12442-21diskstats09:58:360
2031799471cyclictest22510-21tail07:18:440
2031799471cyclictest22510-21tail07:18:440
20317994715cyclictest13095-21aten_r4power_vo08:43:310
20317994715cyclictest13095-21aten_r4power_vo08:43:310
20317994715cyclictest13095-21aten_r4power_vo08:43:310
20317994715cyclictest0-21swapper/009:56:200
20317994715cyclictest0-21swapper/009:56:200
20317994715cyclictest0-21swapper/009:56:200
20317994714cyclictest0-21swapper/011:54:460
20317994714cyclictest0-21swapper/011:54:460
20317994713cyclictest0-21swapper/010:58:500
20317994713cyclictest0-21swapper/010:58:500
20317994713cyclictest0-21swapper/010:58:500
2031799461cyclictest4724-21/usr/sbin/munin11:48:430
2031799461cyclictest4724-21/usr/sbin/munin11:48:430
2031799461cyclictest4724-21/usr/sbin/munin11:48:430
2031799461cyclictest16506-21cat08:53:460
2031799461cyclictest16506-21cat08:53:460
2031799461cyclictest16506-21cat08:53:460
20317994614cyclictest0-21swapper/010:31:220
20317994614cyclictest0-21swapper/010:31:220
20317994614cyclictest0-21swapper/010:31:220
2031799453cyclictest0-21swapper/010:38:330
2031799453cyclictest0-21swapper/010:38:330
2031799453cyclictest0-21swapper/010:38:330
2031799453cyclictest0-21swapper/009:08:450
2031799453cyclictest0-21swapper/009:08:450
2031799453cyclictest0-21swapper/009:08:450
2031799453cyclictest0-21swapper/009:08:450
2031799451cyclictest11292-21sshd08:36:290
2031799451cyclictest11292-21sshd08:36:290
20317994510cyclictest12417-21unixbench_singl08:38:450
20317994510cyclictest12417-21unixbench_singl08:38:450
2031799443cyclictest0-21swapper/007:43:280
2031799443cyclictest0-21swapper/007:43:280
2031799442cyclictest0-21swapper/008:23:180
2031799442cyclictest0-21swapper/008:23:180
2031799441cyclictest3960-21timerandwakeup08:08:460
2031799441cyclictest3960-21timerandwakeup08:08:460
20317994414cyclictest0-21swapper/007:43:200
20317994414cyclictest0-21swapper/007:43:200
20317994410cyclictest0-21swapper/007:18:180
20317994410cyclictest0-21swapper/007:18:180
20317994410cyclictest0-21swapper/007:18:180
2031799423cyclictest0-21swapper/009:03:180
2031799423cyclictest0-21swapper/009:03:180
2031799423cyclictest0-21swapper/009:03:180
46250410irq/120-QManpo18930-211
46250410irq/120-QManpo18930-211
99750400irq/38-i2c-mpc0-21swapper/007:52:350
99750400irq/38-i2c-mpc0-21swapper/007:52:350
99750400irq/38-i2c-mpc0-21swapper/007:52:350
71400rcu_preempt30097-21ssh11:34:331
71400rcu_preempt30097-21ssh11:34:331
71400rcu_preempt19050-21ntpq09:03:422
71400rcu_preempt19050-21ntpq09:03:422
71400rcu_preempt0-21swapper/309:36:163
71400rcu_preempt0-21swapper/309:36:163
71400rcu_preempt0-21swapper/309:36:163
71400rcu_preempt0-21swapper/210:17:052
71400rcu_preempt0-21swapper/210:17:052
71400rcu_preempt0-21swapper/210:17:052
71400rcu_preempt0-21swapper/210:01:552
71400rcu_preempt0-21swapper/210:01:552
71400rcu_preempt0-21swapper/110:55:571
71400rcu_preempt0-21swapper/110:55:571
71400rcu_preempt0-21swapper/109:24:171
71400rcu_preempt0-21swapper/109:24:171
71400rcu_preempt0-21swapper/109:24:171
2031799403cyclictest0-21swapper/012:33:410
2031799403cyclictest0-21swapper/012:33:410
2031799403cyclictest0-21swapper/012:33:410
71390rcu_preempt0-21swapper/311:23:493
71390rcu_preempt0-21swapper/311:23:493
71390rcu_preempt0-21swapper/311:23:493
71390rcu_preempt0-21swapper/211:47:012
71390rcu_preempt0-21swapper/211:47:012
71390rcu_preempt0-21swapper/211:47:012
71390rcu_preempt0-21swapper/112:29:311
71390rcu_preempt0-21swapper/112:29:311
71390rcu_preempt0-21swapper/112:21:511
71390rcu_preempt0-21swapper/112:21:511
71390rcu_preempt0-21swapper/112:21:511
71380rcu_preempt21417-21/usr/sbin/munin11:18:362
71380rcu_preempt21417-21/usr/sbin/munin11:18:362
71380rcu_preempt0-21swapper/308:23:163
71380rcu_preempt0-21swapper/308:23:163
71380rcu_preempt0-21swapper/212:32:032
71380rcu_preempt0-21swapper/212:32:032
71380rcu_preempt0-21swapper/210:04:332
71380rcu_preempt0-21swapper/210:04:332
71380rcu_preempt0-21swapper/210:04:332
71380rcu_preempt0-21swapper/112:12:401
71380rcu_preempt0-21swapper/112:12:401
71380rcu_preempt0-21swapper/110:47:391
71380rcu_preempt0-21swapper/110:47:391
71380rcu_preempt0-21swapper/110:47:391
71380rcu_preempt0-21swapper/110:13:561
71380rcu_preempt0-21swapper/110:13:561
71380rcu_preempt0-21swapper/110:13:561
71380rcu_preempt0-21swapper/109:48:241
71380rcu_preempt0-21swapper/109:48:241
71380rcu_preempt0-21swapper/109:19:041
71380rcu_preempt0-21swapper/109:19:041
46450380irq/118-QManpo18930-212
46450380irq/118-QManpo18930-212
71370rcu_preempt27194-1kworker/2:3H10:28:492
71370rcu_preempt27194-1kworker/2:3H10:28:492
71370rcu_preempt27194-1kworker/2:3H10:28:492
71370rcu_preempt19667-21unixbench_singl11:13:542
71370rcu_preempt19667-21unixbench_singl11:13:542
71370rcu_preempt19667-21unixbench_singl11:13:542
71370rcu_preempt0-21swapper/311:34:273
71370rcu_preempt0-21swapper/311:34:273
71370rcu_preempt0-21swapper/111:51:221
71370rcu_preempt0-21swapper/111:51:221
71370rcu_preempt0-21swapper/111:51:221
71370rcu_preempt0-21swapper/110:48:481
71370rcu_preempt0-21swapper/110:48:481
71370rcu_preempt0-21swapper/110:48:481
71370rcu_preempt0-21swapper/108:01:231
71370rcu_preempt0-21swapper/108:01:231
71360rcu_preempt8795-21/usr/sbin/munin10:53:312
71360rcu_preempt8795-21/usr/sbin/munin10:53:312
71360rcu_preempt5603-21sh11:50:152
71360rcu_preempt5603-21sh11:50:152
71360rcu_preempt5603-21sh11:50:152
71360rcu_preempt24957-21sh11:24:252
71360rcu_preempt24957-21sh11:24:252
71360rcu_preempt24957-21sh11:24:252
71360rcu_preempt11153-1kworker/1:3H08:39:151
71360rcu_preempt11153-1kworker/1:3H08:39:151
71360rcu_preempt0-21swapper/212:36:192
71360rcu_preempt0-21swapper/212:36:192
71360rcu_preempt0-21swapper/212:36:192
71360rcu_preempt0-21swapper/211:08:502
71360rcu_preempt0-21swapper/211:08:502
71360rcu_preempt0-21swapper/211:08:502
71360rcu_preempt0-21swapper/211:08:502
71360rcu_preempt0-21swapper/210:20:582
71360rcu_preempt0-21swapper/210:20:582
71360rcu_preempt0-21swapper/210:20:582
71360rcu_preempt0-21swapper/210:10:092
71360rcu_preempt0-21swapper/210:10:092
71360rcu_preempt0-21swapper/210:10:092
71360rcu_preempt0-21swapper/207:53:352
71360rcu_preempt0-21swapper/207:53:352
71360rcu_preempt0-21swapper/207:53:352
71360rcu_preempt0-21swapper/207:48:232
71360rcu_preempt0-21swapper/207:48:232
71360rcu_preempt0-21swapper/112:08:251
71360rcu_preempt0-21swapper/112:08:251
71360rcu_preempt0-21swapper/111:54:591
71360rcu_preempt0-21swapper/111:54:591
71360rcu_preempt0-21swapper/111:42:121
71360rcu_preempt0-21swapper/111:42:121
71360rcu_preempt0-21swapper/111:42:121
71360rcu_preempt0-21swapper/111:42:121
71360rcu_preempt0-21swapper/111:07:441
71360rcu_preempt0-21swapper/111:07:441
71360rcu_preempt0-21swapper/111:07:441
71360rcu_preempt0-21swapper/110:38:271
71360rcu_preempt0-21swapper/110:38:271
71360rcu_preempt0-21swapper/110:38:271
71360rcu_preempt0-21swapper/110:30:121
71360rcu_preempt0-21swapper/110:30:121
71360rcu_preempt0-21swapper/110:30:121
71360rcu_preempt0-21swapper/110:18:371
71360rcu_preempt0-21swapper/110:18:371
71360rcu_preempt0-21swapper/110:18:371
71360rcu_preempt0-21swapper/109:48:341
71360rcu_preempt0-21swapper/109:48:341
71360rcu_preempt0-21swapper/109:48:341
71360rcu_preempt0-21swapper/109:35:051
71360rcu_preempt0-21swapper/109:35:051
71360rcu_preempt0-21swapper/109:35:051
71360rcu_preempt0-21swapper/109:16:001
71360rcu_preempt0-21swapper/109:16:001
71360rcu_preempt0-21swapper/109:16:001
71360rcu_preempt0-21swapper/107:50:191
71360rcu_preempt0-21swapper/107:50:191
71360rcu_preempt0-21swapper/107:50:191
71350rcu_preempt9977-21runrttasks08:32:231
71350rcu_preempt9977-21runrttasks08:32:231
71350rcu_preempt6006-21ssh10:48:232
71350rcu_preempt6006-21ssh10:48:232
71350rcu_preempt6006-21ssh10:48:232
71350rcu_preempt549-21kworker/3:011:58:383
71350rcu_preempt549-21kworker/3:011:58:383
71350rcu_preempt22968-21ssh11:21:321
71350rcu_preempt22968-21ssh11:21:321
71350rcu_preempt0-21swapper/311:15:163
71350rcu_preempt0-21swapper/311:15:163
71350rcu_preempt0-21swapper/311:15:163
71350rcu_preempt0-21swapper/209:53:512
71350rcu_preempt0-21swapper/209:53:512
71350rcu_preempt0-21swapper/209:53:512
71350rcu_preempt0-21swapper/209:40:492
71350rcu_preempt0-21swapper/209:40:492
71350rcu_preempt0-21swapper/209:40:492
71350rcu_preempt0-21swapper/112:24:361
71350rcu_preempt0-21swapper/112:24:361
71350rcu_preempt0-21swapper/112:05:071
71350rcu_preempt0-21swapper/111:44:361
71350rcu_preempt0-21swapper/111:44:361
71350rcu_preempt0-21swapper/111:44:361
71350rcu_preempt0-21swapper/111:29:481
71350rcu_preempt0-21swapper/111:29:481
71350rcu_preempt0-21swapper/111:29:481
71350rcu_preempt0-21swapper/111:24:141
71350rcu_preempt0-21swapper/111:24:141
71350rcu_preempt0-21swapper/111:24:141
71350rcu_preempt0-21swapper/111:10:291
71350rcu_preempt0-21swapper/111:10:291
71350rcu_preempt0-21swapper/111:10:291
71350rcu_preempt0-21swapper/111:10:291
71350rcu_preempt0-21swapper/109:41:141
71350rcu_preempt0-21swapper/109:41:141
71350rcu_preempt0-21swapper/109:41:141
71350rcu_preempt0-21swapper/109:11:501
71350rcu_preempt0-21swapper/109:11:501
71350rcu_preempt0-21swapper/109:11:501
71350rcu_preempt0-21swapper/109:11:501
71350rcu_preempt0-21swapper/109:00:141
71350rcu_preempt0-21swapper/109:00:141
71350rcu_preempt0-21swapper/109:00:141
71350rcu_preempt0-21swapper/108:53:511
71350rcu_preempt0-21swapper/108:53:511
71350rcu_preempt0-21swapper/108:53:511
71350rcu_preempt0-21swapper/108:09:561
71350rcu_preempt0-21swapper/108:09:561
46450350irq/118-QManpo20100-2110:48:552
46450350irq/118-QManpo20100-2110:48:552
46450350irq/118-QManpo20100-2110:48:552
46450350irq/118-QManpo20100-2110:48:552
100650350irq/38-i2c-mpc0-21swapper/309:40:303
100650350irq/38-i2c-mpc0-21swapper/309:40:303
100650350irq/38-i2c-mpc0-21swapper/309:40:303
71340rcu_preempt8006-1kworker/2:2H11:59:102
71340rcu_preempt8006-1kworker/2:2H11:59:102
71340rcu_preempt7181-21sh10:49:182
71340rcu_preempt7181-21sh10:49:182
71340rcu_preempt7181-21sh10:49:182
71340rcu_preempt32041-21ssh10:35:551
71340rcu_preempt32041-21ssh10:35:551
71340rcu_preempt31802-1sh12:40:262
71340rcu_preempt31802-1sh12:40:262
71340rcu_preempt31802-1sh12:40:262
71340rcu_preempt27502-21sh10:28:011
71340rcu_preempt27502-21sh10:28:011
71340rcu_preempt27502-21sh10:28:011
71340rcu_preempt21188-21diskmemload10:58:422
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional