You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-31 - 01:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot4.osadl.org (updated Tue Mar 31, 2026 00:44:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71860rcu_preempt0-21swapper/322:53:223
71860rcu_preempt0-21swapper/322:53:223
71450rcu_preempt0-21swapper/122:47:181
71450rcu_preempt0-21swapper/122:47:181
71420rcu_preempt1915-21kworker/0:021:24:150
71420rcu_preempt1915-21kworker/0:021:24:150
71420rcu_preempt1915-21kworker/0:021:24:150
71420rcu_preempt1915-21kworker/0:021:24:150
46050420irq/122-QManpo0-210
46050420irq/122-QManpo0-210
46050420irq/122-QManpo0-210
71410rcu_preempt0-21swapper/023:04:490
71410rcu_preempt0-21swapper/023:04:490
71410rcu_preempt0-21swapper/023:04:490
71410rcu_preempt0-21swapper/022:23:390
71410rcu_preempt0-21swapper/022:23:390
71410rcu_preempt0-21swapper/022:23:390
46050410irq/122-QManpo3962-2110:48:550
46050410irq/122-QManpo3962-2110:48:550
46050410irq/122-QManpo3962-2110:48:550
71400rcu_preempt18912-21kworker/0:320:07:530
71400rcu_preempt18912-21kworker/0:320:07:530
71400rcu_preempt0-21swapper/021:17:060
71400rcu_preempt0-21swapper/021:17:060
71400rcu_preempt0-21swapper/000:21:260
71400rcu_preempt0-21swapper/000:21:260
71400rcu_preempt0-21swapper/000:21:260
46050400irq/122-QManpo0-210
46050400irq/122-QManpo0-210
46050400irq/122-QManpo0-210
46050400irq/122-QManpo0-210
46050400irq/122-QManpo0-210
71390rcu_preempt5597-21/usr/sbin/munin00:07:352
71390rcu_preempt5597-21/usr/sbin/munin00:07:352
71390rcu_preempt0-21swapper/121:43:041
71390rcu_preempt0-21swapper/121:43:041
71390rcu_preempt0-21swapper/121:43:041
71390rcu_preempt0-21swapper/022:07:330
71390rcu_preempt0-21swapper/022:07:330
71390rcu_preempt0-21swapper/019:47:040
71390rcu_preempt0-21swapper/019:47:040
46050390irq/122-QManpo20936-2110:48:550
46050390irq/122-QManpo20936-2110:48:550
46050390irq/122-QManpo20936-2110:48:550
46050390irq/122-QManpo19600-2110:48:550
46050390irq/122-QManpo19600-2110:48:550
71380rcu_preempt5750-21diskmemload00:07:430
71380rcu_preempt5750-21diskmemload00:07:430
71380rcu_preempt25617-21sh23:46:320
71380rcu_preempt25617-21sh23:46:320
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional