You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-14 - 00:42
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot4.osadl.org (updated Thu Aug 13, 2026 12:44:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71460rcu_preempt0-21swapper/212:04:272
71460rcu_preempt0-21swapper/212:04:272
71460rcu_preempt0-21swapper/212:04:272
46250460irq/120-QManpo13441-211
46250460irq/120-QManpo13441-211
1361299453cyclictest0-21swapper/109:35:591
1361299453cyclictest0-21swapper/109:35:591
1361299433cyclictest0-21swapper/109:28:351
1361299433cyclictest0-21swapper/109:28:351
1361299432cyclictest2026-21diskstats09:49:411
1361299432cyclictest2026-21diskstats09:49:411
71420rcu_preempt0-21swapper/309:49:353
71420rcu_preempt0-21swapper/309:49:353
46050420irq/122-QManpo0-210
46050420irq/122-QManpo0-210
1361299423cyclictest0-21swapper/111:56:371
1361299423cyclictest0-21swapper/111:56:371
1361299423cyclictest0-21swapper/111:03:431
1361299423cyclictest0-21swapper/111:03:431
1361299423cyclictest0-21swapper/108:29:411
1361299422cyclictest23441-21ntp_states09:29:501
1361299422cyclictest23441-21ntp_states09:29:501
13612994217cyclictest0-21swapper/109:47:111
13612994217cyclictest0-21swapper/109:47:111
13612994215cyclictest3201-21/usr/sbin/munin10:49:531
13612994215cyclictest3201-21/usr/sbin/munin10:49:531
71410rcu_preempt30222-21df_abs08:14:400
71410rcu_preempt30222-21df_abs08:14:400
71410rcu_preempt0-21swapper/211:22:552
71410rcu_preempt0-21swapper/211:22:552
71410rcu_preempt0-21swapper/209:30:272
71410rcu_preempt0-21swapper/209:30:272
1361299413cyclictest0-21swapper/112:04:361
1361299413cyclictest0-21swapper/112:04:361
1361299413cyclictest0-21swapper/111:49:461
1361299413cyclictest0-21swapper/111:49:461
1361299413cyclictest0-21swapper/111:12:501
1361299413cyclictest0-21swapper/111:12:501
1361299413cyclictest0-21swapper/109:40:161
1361299413cyclictest0-21swapper/109:40:161
1361299412cyclictest6965-21users10:54:541
1361299412cyclictest6965-21users10:54:541
1361299412cyclictest11669-21cpu09:04:391
1361299412cyclictest11669-21cpu09:04:391
1361299411cyclictest1745-21cron10:24:251
1361299411cyclictest1745-21cron10:24:251
1361299411cyclictest1745-21cron10:24:251
13612994117cyclictest0-21swapper/110:34:391
13612994117cyclictest0-21swapper/110:34:391
13612994116cyclictest0-21swapper/112:39:411
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional