You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-08 - 19:57
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot6s.osadl.org (updated Sun Feb 08, 2026 12:44:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2991222470,2sleep029914-21tr11:45:260
1151422430,3sleep011515-21if_eth010:35:150
1967821320,4chrt19679-21/usr/sbin/munin09:00:250
232269912531,16cyclictest25677-21/usr/sbin/munin11:30:130
232269912331,15cyclictest3875-21/usr/sbin/munin12:10:250
232269912130,16cyclictest13704-21runrttasks10:43:450
232269912030,15cyclictest7530-21runrttasks10:20:030
232269911826,14cyclictest31537-21/usr/sbin/munin09:45:280
232269911723,16cyclictest2748-21/usr/sbin/munin12:05:280
232269911628,15cyclictest26778-21runrttasks07:22:310
232269911624,15cyclictest18267-21/usr/sbin/munin11:00:260
232269911622,15cyclictest12114-21/usr/sbin/munin08:30:280
232269911613,21cyclictest9114-21ntp_states10:25:210
232269911517,12cyclictest17793-21grep11:00:020
232269911427,15cyclictest26125-21/usr/sbin/munin09:25:240
232269911426,16cyclictest30981-21latency_hist07:40:010
232269911426,15cyclictest27373-21ntp_states09:30:210
23226991138,17cyclictest4124-21mailstats10:05:260
232269911330,13cyclictest326-21runrttasks11:56:340
232269911327,15cyclictest1778-21runrttasks09:56:240
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional