You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-01 - 23:18
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot6s.osadl.org (updated Sun Mar 01, 2026 12:44:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
898322520,2sleep08981-21ps12:15:250
1034421430,2sleep010345-21if_eth008:10:150
2563421290,3sleep025635-21basename11:15:130
270959912530,17cyclictest16608-21/usr/sbin/munin10:40:120
2464521210,4chrt24648-21processes11:10:250
2449621210,3chrt24494-21df_inode09:05:120
2990821200,3chrt29906-21ntp_states09:25:210
270959911831,12cyclictest30623-21runrttasks07:22:200
270959911829,14cyclictest14937-21runrttasks08:27:180
270959911828,17cyclictest380-21runrttasks11:42:130
270959911725,16cyclictest11477-21/usr/sbin/munin10:20:150
270959911631,15cyclictest26490-21runrttasks09:11:450
270959911631,13cyclictest10566-21/usr/sbin/munin10:15:250
270959911627,15cyclictest13476-21runrttasks10:27:170
270959911624,16cyclictest3868-21/usr/sbin/munin07:45:150
270959911526,15cyclictest11876-21runrttasks12:26:090
270959911430,14cyclictest27899-21runrttasks07:11:190
270959911429,14cyclictest28850-21runrttasks11:26:120
270959911429,13cyclictest8786-21runrttasks08:04:490
270959911326,15cyclictest21362-21runrttasks08:52:100
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional