You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 06:09
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack5slot0.osadl.org (updated Fri May 09, 2025 00:44:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1984321760,4sleep2970299cyclictest23:53:372
1812421680,3sleep2970299cyclictest23:27:192
317121590,4sleep1969799cyclictest21:42:161
2417021230,3sleep3970399cyclictest23:47:293
346021190,4sleep2970299cyclictest00:22:312
1004321160,3sleep2970299cyclictest22:31:192
30921140,4sleep2970299cyclictest00:01:212
3276621130,0sleep11846-21nfsd22:30:231
1587521100,3sleep215873-21sshd22:54:412
9238210833,45sleep30-21swapper/319:07:283
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional