You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 08:12
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack5slot0.osadl.org (updated Sat Jul 27, 2024 00:44:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2886521210,2sleep10-21swapper/122:35:241
453921190,3sleep2289999cyclictest22:03:462
195612950,1sleep00-21swapper/000:37:340
250629333,56sleep10-21swapper/119:08:211
246962910,2sleep224690-21sshd23:49:032
291652870,2sleep20-21swapper/222:05:542
257612860,2sleep30-21swapper/323:52:033
133292860,2sleep20-21swapper/221:26:242
99472850,2sleep20-21swapper/200:30:152
99472850,2sleep20-21swapper/200:30:152
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional