You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-09 - 02:47
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack5slot1.osadl.org (updated Sat May 09, 2026 00:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7197391450,0EcMasterDemoSyn0-21swapper/121:05:221
8081391330,0EcMasterDemoSyn0-21swapper/123:32:251
871121010,0sleep10-21swapper/123:50:231
2357639940,0EcMasterDemoSyn2358629tAtEmLog_020:34:555
13852940,0sleep10-21swapper/123:46:301
1942339930,0EcMasterDemoSyn1943329tAtEmLog_021:51:005
1456039910,0EcMasterDemoSyn1457029tAtEmLog_022:06:135
3069239900,0EcMasterDemoSyn3070229tAtEmLog_000:02:505
220182890,0sleep50-21swapper/500:15:335
2793339870,0EcMasterDemoSyn2794329tAtEmLog_022:31:345
1714639840,0EcMasterDemoSyn1715629tAtEmLog_019:13:485
2906439830,0EcMasterDemoSyn2907429tAtEmLog_021:20:345
1051539830,0EcMasterDemoSyn1052529tAtEmLog_021:10:265
2962239820,0EcMasterDemoSyn2963229tAtEmLog_019:39:085
1885839820,0EcMasterDemoSyn1886829tAtEmLog_020:24:485
3200039810,0EcMasterDemoSyn3201029tAtEmLog_019:44:145
2891439810,0EcMasterDemoSyn2892429tAtEmLog_020:45:055
1503039810,0EcMasterDemoSyn1504029tAtEmLog_021:30:425
1414739810,0EcMasterDemoSyn1415729tAtEmLog_022:41:425
192332590,0sleep40-21swapper/423:38:554
167012370,1sleep116704-21grep23:55:131
14908992927,2cyclictest15101-21kworker/2:0+events21:15:292
973139230,0EcMasterDemoSyn9739-21runintdemo5min22:21:244
277032220,1sleep00-21swapper/021:38:100
2628829200,0tAtEmLog_00-21swapper/523:47:365
2558029180,7tAtEmLog_031505-21chrt00:20:525
1489799180,14cyclictest577-21sh22:52:190
1489799180,14cyclictest23144-21sh21:17:490
1489799180,10cyclictest780-21runrttasks20:41:190
1489799180,10cyclictest4915-21sh23:48:590
1489799180,10cyclictest12807-21sh21:47:440
1489799180,10cyclictest11501-21sh21:29:350
809299170,10tDemoTimingTask8101-21chrt23:32:255
14912991715,2cyclictest26272-21turbostat20:40:014
14912991715,2cyclictest26272-21turbostat20:40:004
1490899179,6cyclictest31796-21tune2fs20:50:142
1490899179,6cyclictest24613-21sort20:35:132
1490899179,6cyclictest24613-21sort20:35:122
1490399171,9cyclictest31712-21sh00:03:311
1489799173,10cyclictest26737-21sh22:30:420
1489799170,9cyclictest8964-21diskmemload00:26:300
1489799170,9cyclictest780-21runrttasks19:45:520
1489799170,9cyclictest5125-21sh00:06:180
1489799170,9cyclictest28276-21ssh21:20:190
1489799170,9cyclictest26797-21sh22:49:180
1489799170,9cyclictest1590-21sh23:29:100
1489799170,9cyclictest15148-21sh21:30:470
1489799170,9cyclictest14964-21sh22:42:140
1489799170,14cyclictest20078-21diskmemload23:56:450
1310199170,10tDemoTimingTask13206-21taskset23:17:155
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional