You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-04 - 06:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack5slot1.osadl.org (updated Sun Jan 04, 2026 00:44:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
22000391130,1EcMasterDemoSyn22007-21runintdemo5min23:50:370
2646391040,0EcMasterDemoSyn2655-21runintdemo5min21:54:000
3005921030,0sleep10-21swapper/122:44:101
199492940,0sleep50-21swapper/523:14:205
2200039910,0EcMasterDemoSyn2201029tAtEmLog_023:50:375
1138639900,0EcMasterDemoSyn1139629tAtEmLog_019:47:135
1006139900,0EcMasterDemoSyn1007129tAtEmLog_020:53:085
1006139900,0EcMasterDemoSyn1007129tAtEmLog_020:53:085
3108839830,0EcMasterDemoSyn3109829tAtEmLog_023:55:425
903039820,0EcMasterDemoSyn904029tAtEmLog_019:42:095
394039820,0EcMasterDemoSyn395029tAtEmLog_019:32:005
3054539820,0EcMasterDemoSyn3055629tAtEmLog_023:20:125
261339820,0EcMasterDemoSyn262329tAtEmLog_020:37:565
1239839820,0EcMasterDemoSyn1241029tAtEmLog_022:34:335
2088439810,0EcMasterDemoSyn2089429tAtEmLog_000:26:075
2083839810,0EcMasterDemoSyn2084829tAtEmLog_020:07:305
1741239810,0EcMasterDemoSyn1742229tAtEmLog_023:30:205
324172680,1sleep50-21swapper/522:10:015
3030239680,0EcMasterDemoSyn0-21swapper/120:27:471
46052330,0sleep20-21swapper/223:23:372
24863992315,6cyclictest15606-21munin-run23:29:593
27482200,1sleep20-21swapper/221:36:042
2486099206,10cyclictest10882-21sh22:50:400
2426899190,8tDemoTimingTask27003-21chrt21:15:035
2486099184,10cyclictest831-21runrttasks20:38:200
2486099181,8cyclictest14-21ksoftirqd/021:42:070
24860991815,2cyclictest28800-21aten2_r5power_c23:55:130
2486099181,12cyclictest16-1pr/legacy19:42:080
2486099181,12cyclictest14-21ksoftirqd/000:19:340
2486099180,9cyclictest6305-21sh23:24:490
2486099180,9cyclictest26383-21sh00:11:140
2486099177,2cyclictest171rcu_preempt23:32:360
2486099174,9cyclictest17701-21sh21:26:550
2486099173,11cyclictest14-21ksoftirqd/021:20:200
2486099171,12cyclictest14-21ksoftirqd/022:45:390
2486099171,12cyclictest14-21ksoftirqd/000:04:350
2486099170,9cyclictest21408-21sh22:21:000
2486099170,9cyclictest14-21ksoftirqd/022:07:320
2486099170,9cyclictest14-21ksoftirqd/000:28:470
2486099170,8cyclictest14-21ksoftirqd/000:30:490
2486099170,14cyclictest11097-21sh00:39:380
2486099170,13cyclictest32516-21ssh22:10:050
1705699170,10tDemoTimingTask17075-21taskset22:19:215
1683829170,7tAtEmLog_017031-21chrt22:54:585
1480999170,9tDemoTimingTask12614-21sleep21:04:555
1480999170,7tDemoTimingTask17059-21chrt21:07:135
1200799170,9tDemoTimingTask13549-21taskset22:00:005
382099160,9tDemoTimingTask10132-21taskset23:44:565
3031229160,9tAtEmLog_030804-21taskset20:30:015
2486499169,5cyclictest19665-21sed20:05:174
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional