You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-10 - 10:28
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot3.osadl.org (updated Sun May 10, 2026 00:55:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
24383999330,84cyclictest16673-21diskmemload22:59:281
243839971376,634cyclictest28591-21ssh00:18:421
2438599709111,381cyclictest9724-1kworker/u17:023:19:083
24384996782,2cyclictest0-21swapper/200:26:162
243839967883,465cyclictest0-21swapper/100:30:261
24383996760,211cyclictest0-21swapper/123:53:211
24383996740,3cyclictest0-21swapper/121:59:171
243869965824,340cyclictest0-21swapper/400:26:164
243889964815,2cyclictest0-21swapper/600:26:166
24389996428,2cyclictest0-21swapper/700:26:157
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional