You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-07 - 01:47
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot3.osadl.org (updated Sat Jun 06, 2026 00:56:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
929299831110,83cyclictest9286-21cyclictest00:28:484
928999672203,296cyclictest0-21swapper/122:06:131
92929966730,127cyclictest0-21swapper/422:28:464
928999667156,296cyclictest0-21swapper/100:07:381
92929965965,591cyclictest0-21swapper/400:22:334
92919965198,380cyclictest0-21swapper/322:04:203
92899963884,380cyclictest0-21swapper/122:52:061
929599637171,84cyclictest121rcu_preempt22:05:037
92909963582,380cyclictest0-21swapper/222:10:342
92919963279,296cyclictest0-21swapper/322:06:273
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional