You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-18 - 12:39
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot3.osadl.org (updated Sat Jul 18, 2026 00:54:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
279229986418,2cyclictest0-21swapper/220:02:592
279239986115,510cyclictest0-21swapper/320:02:593
27920998527,509cyclictest0-21swapper/020:02:580
27925998482,510cyclictest0-21swapper/520:02:595
27921998041,509cyclictest0-21swapper/120:02:581
27926997631,510cyclictest0-21swapper/620:02:586
279279974324,510cyclictest0-21swapper/720:02:587
279229970928,84cyclictest0-21swapper/223:34:112
27924996793,2cyclictest28729-21seq20:02:594
2792499676591,83cyclictest481ktimersoftd/400:45:004
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional