You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-15 - 20:09
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot3.osadl.org (updated Sat Mar 14, 2026 00:56:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1959199673119,296cyclictest0-21swapper/300:26:273
1959199665240,127cyclictest628-21nscd23:09:253
195899965622,3cyclictest0-21swapper/123:15:411
195889964896,380cyclictest26431-21sh22:44:430
195949964593,127cyclictest0-21swapper/623:10:376
19590996391,127cyclictest0-21swapper/200:24:042
1959599637125,381cyclictest0-21swapper/700:03:417
1959199623157,84cyclictest121rcu_preempt23:19:583
1959399620534,84cyclictest551rcuc/522:48:085
1959099618107,508cyclictest0-21swapper/200:09:472
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional