You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-15 - 06:14
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot3.osadl.org (updated Sat Nov 15, 2025 00:50:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
942828955,30sleep70-21swapper/719:06:527
902128344,26sleep10-21swapper/119:05:261
941328248,30sleep30-21swapper/319:06:403
704628146,30sleep50-21swapper/519:05:065
925828044,30sleep20-21swapper/219:05:272
704728046,30sleep60-21swapper/619:05:076
950027847,26sleep40-21swapper/419:07:534
951427643,29sleep00-21swapper/019:08:050
211362570,0sleep70-21swapper/721:58:427
10078995510,44cyclictest0-21swapper/022:50:460
10081995453,1cyclictest0-21swapper/323:15:363
10081995453,0cyclictest0-21swapper/323:59:553
3292530,0sleep10-21swapper/120:40:131
276672530,0sleep70-21swapper/722:01:147
167332530,0sleep40-21swapper/400:33:404
10085995353,0cyclictest0-21swapper/700:28:297
281852500,0sleep30-21swapper/321:30:193
247912500,0sleep10-21swapper/100:37:131
224312490,0sleep60-21swapper/622:15:066
10085994910,39cyclictest0-21swapper/723:53:537
10081994949,0cyclictest0-21swapper/323:45:183
10081994948,1cyclictest0-21swapper/323:51:313
10085994848,0cyclictest0-21swapper/700:11:227
10082994848,0cyclictest0-21swapper/400:00:154
48752470,0sleep40-21swapper/422:37:144
1008299470,46cyclictest0-21swapper/423:45:184
10080994710,0cyclictest0-21swapper/200:07:352
10079994747,0cyclictest0-21swapper/100:32:451
10079994747,0cyclictest0-21swapper/100:06:071
10079994746,0cyclictest0-21swapper/100:20:391
10085994642,4cyclictest0-21swapper/700:06:287
1008599460,0cyclictest0-21swapper/700:32:597
10084994610,0cyclictest0-21swapper/600:38:196
10081994645,1cyclictest0-21swapper/300:13:143
10080994646,0cyclictest0-21swapper/200:04:302
10085994545,0cyclictest0-21swapper/700:21:587
10084994545,0cyclictest0-21swapper/621:40:186
10082994545,0cyclictest0-21swapper/400:19:164
10081994545,0cyclictest0-21swapper/300:29:293
10080994544,0cyclictest0-21swapper/200:20:162
10079994545,0cyclictest0-21swapper/123:44:531
95642440,0sleep50-21swapper/522:08:485
10085994444,0cyclictest0-21swapper/700:39:197
10085994443,1cyclictest0-21swapper/700:15:357
10084994444,0cyclictest17677-21diskmemload00:17:106
1008499440,43cyclictest23195-21sendmail-msp22:00:006
1008499440,43cyclictest0-21swapper/623:21:006
1008499440,43cyclictest0-21swapper/600:05:176
10083994444,0cyclictest0-21swapper/523:45:185
10083994443,0cyclictest0-21swapper/500:19:165
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional