You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-27 - 13:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack5slot3s.osadl.org (updated Wed May 27, 2026 00:44:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
86022240164,24sleep20-21swapper/219:08:282
84612236163,24sleep10-21swapper/119:06:381
86532233164,57sleep30-21swapper/319:09:103
86152233161,59sleep00-21swapper/019:08:380
2856321450,4sleep1880999cyclictest22:20:131
8814998481,2cyclictest0-21swapper/220:03:352
231542780,4sleep323158-21gltestperf23:20:153
231542780,4sleep323158-21gltestperf23:20:153
94342710,5sleep39433-21gltestperf21:35:163
127492600,3sleep121-21rcuc/120:30:131
180312570,1sleep10-21swapper/100:20:251
8814995547,7cyclictest0-21swapper/221:17:312
157512530,10sleep10-21swapper/121:50:151
8814995249,2cyclictest0-21swapper/219:49:172
50582510,4sleep230-21rcuc/221:25:172
108432480,1sleep00-21swapper/022:50:270
8814994744,2cyclictest0-21swapper/220:09:002
115962450,1sleep00-21swapper/022:55:120
9662430,2sleep10-21swapper/121:15:211
310912360,1sleep20-21swapper/221:10:192
41132350,1sleep30-21swapper/323:50:173
880299344,14cyclictest6954-21munin-run22:45:020
881499321,15cyclictest0-21swapper/200:10:182
283822320,3sleep1880999cyclictest22:20:011
8814993128,2cyclictest0-21swapper/221:23:582
881499310,24cyclictest0-21swapper/222:18:192
880999311,13cyclictest0-21swapper/120:39:211
881499301,14cyclictest0-21swapper/221:34:142
880299305,12cyclictest14201-21awk00:15:000
8814992917,2cyclictest0-21swapper/223:05:252
8814992916,3cyclictest0-21swapper/222:43:332
881499291,14cyclictest0-21swapper/222:10:362
881499291,14cyclictest0-21swapper/222:10:352
881499291,13cyclictest0-21swapper/219:26:402
881499291,13cyclictest0-21swapper/219:12:072
881499291,12cyclictest0-21swapper/222:46:312
881499291,12cyclictest0-21swapper/219:51:112
881499291,12cyclictest0-21swapper/219:51:112
881499290,13cyclictest0-21swapper/222:55:192
881499281,13cyclictest0-21swapper/200:40:002
881499281,13cyclictest0-21swapper/200:16:362
881499281,12cyclictest9720-40dnf00:04:242
881499281,12cyclictest0-21swapper/223:15:092
881499281,12cyclictest0-21swapper/220:56:472
880999280,14cyclictest0-21swapper/123:55:171
881499271,14cyclictest0-21swapper/222:03:202
881499271,13cyclictest0-21swapper/221:58:482
881499271,12cyclictest0-21swapper/223:32:032
881499271,12cyclictest0-21swapper/221:36:482
881499271,12cyclictest0-21swapper/220:54:432
881499271,12cyclictest0-21swapper/219:57:192
881499271,11cyclictest0-21swapper/220:15:592
881499271,11cyclictest0-21swapper/219:16:032
881499271,10cyclictest0-21swapper/200:30:142
8814992710,4cyclictest17276-21df20:40:132
881499270,13cyclictest0-21swapper/221:48:082
880999271,11cyclictest0-21swapper/123:50:421
880999270,12cyclictest0-21swapper/122:53:531
882099267,12cyclictest0-21swapper/300:38:593
881499269,3cyclictest0-21swapper/220:29:152
881499261,12cyclictest22224-21expr22:05:122
881499261,12cyclictest0-21swapper/223:51:322
881499260,13cyclictest0-21swapper/222:38:152
880999261,11cyclictest0-21swapper/119:48:451
880999260,12cyclictest0-21swapper/123:18:221
880299268,15cyclictest10993-21idleruntime-cro19:15:010
880299263,11cyclictest16726-21idleruntime-cro20:40:010
129822260,4sleep0880299cyclictest21:45:000
882099251,19cyclictest0-21swapper/322:26:263
881499259,3cyclictest0-21swapper/223:28:512
881499251,20cyclictest2186-21vmstat22:30:252
881499251,10cyclictest0-21swapper/222:28:152
881499251,10cyclictest0-21swapper/219:35:322
8814992510,3cyclictest0-21swapper/223:56:042
8814992510,3cyclictest0-21swapper/223:48:362
8814992510,3cyclictest0-21swapper/223:37:592
8814992510,3cyclictest0-21swapper/223:22:152
8814992510,3cyclictest0-21swapper/223:22:152
8814992510,3cyclictest0-21swapper/223:11:272
8814992510,3cyclictest0-21swapper/200:28:322
8809992512,11cyclictest6026-21kworker/u8:120:58:241
880999250,11cyclictest0-21swapper/119:14:411
882099241,10cyclictest9444-21cpuspeed_turbos22:50:133
881499241,13cyclictest0-21swapper/221:44:562
881499241,11cyclictest14431-21df19:20:142
881499241,10cyclictest0-21swapper/220:10:272
881499241,10cyclictest0-21swapper/200:06:322
8814992410,3cyclictest0-21swapper/222:24:032
880999246,8cyclictest0-21swapper/121:41:221
882099237,8cyclictest0-21swapper/323:05:263
882099231,6cyclictest0-21swapper/322:39:503
882099231,11cyclictest5040-21cpuspeed_turbos22:40:113
881499239,3cyclictest0-21swapper/220:33:272
881499238,3cyclictest0-21swapper/223:01:112
8814992315,3cyclictest0-21swapper/221:02:132
8814992315,3cyclictest0-21swapper/221:02:132
8814992314,3cyclictest0-21swapper/220:22:532
881499231,14cyclictest29944-21latency_hist21:10:012
881499231,13cyclictest0-21swapper/223:40:262
881499230,15cyclictest0-21swapper/220:45:212
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional