You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-11-10 - 23:09

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot3s.osadl.org (updated Tue Nov 10, 2026 12:44:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
64782240164,24sleep20-21swapper/207:08:122
65992235162,24sleep10-21swapper/107:09:491
63312234161,61sleep00-21swapper/007:06:140
63042202165,24sleep30-21swapper/307:05:533
2384721510,5sleep0669599cyclictest10:20:140
2384721510,5sleep0669599cyclictest10:20:140
2101521510,1sleep1221ktimersoftd/111:25:201
2112121360,4sleep3671499cyclictest09:00:193
670999110106,3cyclictest0-21swapper/207:47:202
670999105102,2cyclictest0-21swapper/208:37:512
6709997067,2cyclictest0-21swapper/210:24:232
6709997067,2cyclictest0-21swapper/210:24:232
148962600,5sleep3671499cyclictest12:25:183
293942540,3sleep20-21swapper/210:30:232
173052520,4sleep017308-21pmu-power12:30:210
6709994441,2cyclictest0-21swapper/209:44:502
21842420,2sleep20-21swapper/209:30:152
669599379,13cyclictest7285-21munin-run07:15:010
670999341,26cyclictest0-21swapper/212:29:112
669599348,13cyclictest443-21munin-run11:55:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional