You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-28 - 13:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot3s.osadl.org (updated Tue Jul 28, 2026 00:44:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
254682238163,25sleep20-21swapper/219:05:362
256962235162,25sleep00-21swapper/019:08:320
255962203167,24sleep30-21swapper/319:07:153
256922202166,24sleep10-21swapper/119:08:291
2891621520,5sleep02589799cyclictest00:08:170
3239521490,2sleep22590999cyclictest00:15:182
2382321470,3sleep12590299cyclictest20:15:181
25909991071,2cyclictest0-21swapper/220:52:102
325782590,4sleep02589799cyclictest21:50:120
66302580,3sleep26634-21unixbench_singl23:15:262
207662540,1sleep20-21swapper/220:10:012
207662540,1sleep20-21swapper/220:10:012
194532530,5sleep22590999cyclictest22:33:002
194532530,5sleep22590999cyclictest22:33:002
206372520,4sleep339-21rcuc/322:35:183
263682450,1sleep00-21swapper/020:20:240
2589799369,12cyclictest24028-21awk22:45:020
2589799315,13cyclictest30611-21munin-run23:00:010
2589799313,5cyclictest7-21ksoftirqd/023:50:140
25897993112,16cyclictest9593-21munin-run19:45:000
75802300,5sleep32591499cyclictest23:20:123
2589799303,12cyclictest13996-21awk19:55:000
2590299291,9cyclictest0-21swapper/122:50:521
2590999281,10cyclictest0-21swapper/220:19:532
25902992711,5cyclictest22750-40dnf20:14:491
25897992710,14cyclictest32208-21idleruntime-cro21:50:010
2589799270,12cyclictest31272-21idleruntime-cro00:15:010
33372260,2sleep20-21swapper/223:10:162
25909992623,2cyclictest0-21swapper/222:39:322
2590299266,3cyclictest18245-1kworker/u9:200:31:391
2590299261,9cyclictest0-21swapper/100:39:391
2590299261,13cyclictest0-21swapper/123:40:121
2590299261,13cyclictest0-21swapper/123:40:121
2589799267,4cyclictest27530-21kworker/0:222:08:490
2589799261,5cyclictest0-21swapper/023:30:050
2591499251,10cyclictest0-21swapper/323:00:173
2590999255,5cyclictest27477-21cpuspeed_turbos20:25:132
2590299257,7cyclictest0-21swapper/122:07:071
2590299251,8cyclictest21047-21kworker/u8:021:24:561
2590299251,7cyclictest0-21swapper/123:17:151
2590299251,11cyclictest0-21swapper/123:31:541
2589799251,6cyclictest0-21swapper/021:40:490
2591499241,14cyclictest0-21swapper/323:06:323
2591499241,10cyclictest0-21swapper/322:15:263
2590299241,12cyclictest0-21swapper/123:26:401
2590299241,12cyclictest0-21swapper/100:17:041
2590299241,12cyclictest0-21swapper/100:03:461
2590299241,10cyclictest0-21swapper/100:27:421
2590299240,7cyclictest0-21swapper/121:44:291
2590299240,2cyclictest87350irq/126-enp1s0-23:04:281
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional