You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-05 - 05:07
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot4.osadl.org (updated Sat May 04, 2024 12:44:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
275532113104,6sleep30-21swapper/307:09:153
274612112100,6sleep00-21swapper/007:08:040
272972109100,6sleep10-21swapper/107:05:561
22030210997,7sleep20-21swapper/207:05:052
23972710,0sleep20-21swapper/211:52:202
200422560,0sleep00-21swapper/008:25:240
181812540,0sleep3391ktimersoftd/310:50:243
117042530,0sleep20-21swapper/207:20:232
2778399280,27cyclictest0-21swapper/108:54:381
2778399280,27cyclictest0-21swapper/108:54:381
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional