You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-17 - 14:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Wed Jun 17, 2026 13:03:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3893199233211,19cyclictest0-21swapper/010:30:370
3893199233211,19cyclictest0-21swapper/010:30:370
3895999226206,10cyclictest171rcu_preempt09:37:4518
3895999226206,10cyclictest171rcu_preempt09:37:4518
3895999226206,10cyclictest171rcu_preempt09:37:4518
3893299211193,12cyclictest0-21swapper/111:20:121
3893299211193,12cyclictest0-21swapper/111:20:121
3893299211193,12cyclictest0-21swapper/111:20:111
3893199209171,30cyclictest0-21swapper/011:52:090
3893199209171,30cyclictest0-21swapper/011:52:080
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional