You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-09 - 19:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Thu Jul 09, 2026 13:02:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2961299248243,3cyclictest0-21swapper/1611:15:008
2961299248243,3cyclictest0-21swapper/1611:15:008
2960099217209,4cyclictest3548-21CPU36
2960099217209,4cyclictest3548-21CPU36
2960099216211,3cyclictest0-21swapper/612:31:2536
2960099216211,3cyclictest0-21swapper/612:31:2436
2960099216211,3cyclictest0-21swapper/612:31:2436
2960899215211,2cyclictest0-21swapper/1311:15:245
2960899215211,2cyclictest0-21swapper/1311:15:235
2962499211205,4cyclictest0-21swapper/2707:40:5820
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional