You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-10 - 20:52
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Fri Jul 10, 2026 13:02:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3722899226221,3cyclictest4398-21qemu-system-x8612:20:2132
3722899226221,3cyclictest4398-21qemu-system-x8612:20:2132
3719899212146,62cyclictest3544-21CPU7
3719899212146,62cyclictest3544-21CPU7
3720899208160,43cyclictest0-21swapper/2411:44:4717
3720899208160,43cyclictest0-21swapper/2411:44:4617
3718199202191,6cyclictest0-21swapper/110:04:391
3718199202191,6cyclictest0-21swapper/110:04:381
3720499201189,9cyclictest0-21swapper/2010:33:4813
3720499201189,9cyclictest0-21swapper/2010:33:4813
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional