You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-18 - 05:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Fri Sep 18, 2026 01:02:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1691099198186,10cyclictest0-21swapper/2422:16:3017
1691099198186,10cyclictest0-21swapper/2422:16:3017
1688699196123,57cyclictest0-21swapper/422:13:1934
1688699196123,57cyclictest0-21swapper/422:13:1934
1688699196123,57cyclictest0-21swapper/422:13:1934
1691099194182,7cyclictest0-21swapper/2400:01:2017
1691099194182,7cyclictest0-21swapper/2400:01:2017
1691099194182,7cyclictest0-21swapper/2400:01:1917
1691399186156,12cyclictest0-21swapper/2723:36:1120
1691399186156,12cyclictest0-21swapper/2723:36:1120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional