You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-20 - 22:06
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Mon Jul 20, 2026 13:01:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3598699222214,5cyclictest31747-21sshd10:00:1427
3598699222214,5cyclictest31747-21sshd10:00:1427
3598699222214,5cyclictest31747-21sshd10:00:1427
3598699216194,13cyclictest0-21swapper/3309:50:2727
3598699216194,13cyclictest0-21swapper/3309:50:2727
3598699215203,9cyclictest0-21swapper/3309:40:0627
3598699215203,9cyclictest0-21swapper/3309:40:0627
3598699214200,12cyclictest0-21swapper/3309:40:1827
3598699214200,12cyclictest0-21swapper/3309:40:1827
3598699213198,9cyclictest0-21swapper/3310:27:2927
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional