You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-08 - 02:15
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Sun Dec 07, 2025 13:00:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1495099284211,20cyclictest0-21swapper/2309:30:2116
1495099284211,20cyclictest0-21swapper/2309:30:2116
1495099284211,20cyclictest0-21swapper/2309:30:2116
1495099238212,12cyclictest0-21swapper/2308:35:2016
1495099238212,12cyclictest0-21swapper/2308:35:2016
1496399229211,7cyclictest12297-21TaskSchedulerSi10:00:2024
1496399229211,7cyclictest12297-21TaskSchedulerSi10:00:2024
1496399229211,7cyclictest12297-21TaskSchedulerSi10:00:2024
1495099228203,10cyclictest0-21swapper/2309:55:2116
1495099228203,10cyclictest0-21swapper/2309:55:2116
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional