You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-10 - 09:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Mon Aug 10, 2026 01:02:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1638499242239,2cyclictest0-21swapper/2023:25:1613
1638499242239,2cyclictest0-21swapper/2023:25:1613
1638499242239,2cyclictest0-21swapper/2023:25:1613
1639599225215,8cyclictest0-21swapper/2921:10:2222
1639599225215,8cyclictest0-21swapper/2921:10:2222
1639599225215,8cyclictest0-21swapper/2921:10:2222
1639599224209,11cyclictest12272-21perl21:30:2222
1639599224209,11cyclictest12272-21perl21:30:2222
1639599221216,3cyclictest40705-21sshd00:02:0122
1639599221216,3cyclictest40705-21sshd00:02:0022
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional