You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-01 - 20:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Wed Jul 01, 2026 13:02:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1146799229218,8cyclictest20279-21systemd11:45:195
1146799229218,8cyclictest20279-21systemd11:45:195
1146799204196,6cyclictest0-21swapper/1309:42:345
1146799204196,6cyclictest0-21swapper/1309:42:345
1146799204196,6cyclictest0-21swapper/1309:42:345
1146799202196,4cyclictest0-21swapper/1310:17:425
1146799202196,4cyclictest0-21swapper/1310:17:415
1146799199192,5cyclictest0-21swapper/1310:10:355
1146799199192,5cyclictest0-21swapper/1310:10:355
1146799199192,5cyclictest0-21swapper/1310:10:355
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional