You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-21 - 13:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Tue Jul 21, 2026 01:01:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
940999258227,4cyclictest171rcu_preempt00:34:2438
940999258227,4cyclictest171rcu_preempt00:34:2338
942999208193,10cyclictest0-21swapper/2422:40:5117
942999208193,10cyclictest0-21swapper/2422:40:5117
942999201193,6cyclictest0-21swapper/2421:47:3317
942999201193,6cyclictest0-21swapper/2421:47:3217
940399197193,2cyclictest0-21swapper/323:50:1623
940399197193,2cyclictest0-21swapper/323:50:1623
94079919629,163cyclictest0-21swapper/600:00:1936
94079919629,163cyclictest0-21swapper/600:00:1936
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional