You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-25 - 09:17
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack6slot0.osadl.org (updated Tue Nov 25, 2025 01:00:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
201399260232,12cyclictest0-21swapper/3422:40:1828
201399260232,12cyclictest0-21swapper/3422:40:1828
201399235209,15cyclictest0-21swapper/3420:55:1828
201399235209,15cyclictest0-21swapper/3420:55:1828
200499230205,10cyclictest31279-21sshd00:20:2120
200499230205,10cyclictest31279-21sshd00:20:2120
19979921811,79cyclictest15981-21CPU14
19979921811,79cyclictest15981-21CPU14
19869921721,7cyclictest25044-21inotify_reader23:45:182
19869921721,7cyclictest25044-21inotify_reader23:45:182
19869921721,7cyclictest25044-21inotify_reader23:45:182
19729921737,45cyclictest39597-21NetworkChangeNo19:35:210
19729921737,45cyclictest39597-21NetworkChangeNo19:35:210
2016992149,188cyclictest6434-21inotify_reader23:45:1831
2016992149,188cyclictest6434-21inotify_reader23:45:1831
2016992149,188cyclictest6434-21inotify_reader23:45:1831
201399208189,10cyclictest0-21swapper/3421:05:1828
201399208189,10cyclictest0-21swapper/3421:05:1828
201299208199,4cyclictest4912-21CPU27
201299208199,4cyclictest4912-21CPU27
201299208199,4cyclictest4912-21CPU27
1976992071,82cyclictest0-21swapper/323:55:2023
1976992071,82cyclictest0-21swapper/323:55:2023
1976992071,82cyclictest0-21swapper/323:55:2023
1976992062,178cyclictest13096-21inotify_reader21:10:2023
1976992062,178cyclictest13096-21inotify_reader21:10:2023
1976992062,178cyclictest13096-21inotify_reader21:10:2023
19869919930,46cyclictest24159-21inotify_reader19:55:182
19869919930,46cyclictest24159-21inotify_reader19:55:182
197299199126,68cyclictest3078-21CPU0
197299199126,68cyclictest3078-21CPU0
2016991941,103cyclictest0-21swapper/3721:10:2131
2016991941,103cyclictest0-21swapper/3721:10:2131
2016991941,103cyclictest0-21swapper/3721:10:2031
199599194126,60cyclictest11902-21CPU11
199599194126,60cyclictest11902-21CPU11
1999991919,140cyclictest0-21swapper/2220:40:1815
1999991919,140cyclictest0-21swapper/2220:40:1815
1990991911,44cyclictest0-21swapper/1423:50:196
1990991911,44cyclictest0-21swapper/1423:50:196
19909919110,169cyclictest0-21swapper/1420:15:216
19909919110,169cyclictest0-21swapper/1420:15:216
2011991901,92cyclictest0-21swapper/3219:30:1926
2011991901,92cyclictest0-21swapper/3219:30:1926
200599190157,16cyclictest0-21swapper/2823:00:2021
200599190157,16cyclictest0-21swapper/2823:00:1921
200399190187,2cyclictest0-21swapper/2623:56:5419
200399190187,2cyclictest0-21swapper/2623:56:5419
200399190187,2cyclictest0-21swapper/2623:56:5419
1975991901,22cyclictest0-21swapper/222:05:1912
1975991901,22cyclictest0-21swapper/222:05:1912
20119918932,144cyclictest15984-21CPU26
20119918932,144cyclictest15984-21CPU26
1997991896,118cyclictest0-21swapper/2123:00:2014
1997991896,118cyclictest0-21swapper/2123:00:2014
19729918918,163cyclictest0-21swapper/023:50:180
19729918918,163cyclictest0-21swapper/023:50:180
20069918896,78cyclictest3078-21CPU22
20069918896,78cyclictest3078-21CPU22
20069918896,78cyclictest3078-21CPU22
19919918880,102cyclictest3078-21CPU7
19919918880,102cyclictest3078-21CPU7
200499186181,3cyclictest0-21swapper/2721:35:1120
200499186181,3cyclictest0-21swapper/2721:35:1120
1990991865,174cyclictest0-21swapper/1419:35:216
1990991865,174cyclictest0-21swapper/1419:35:216
201899184156,26cyclictest0-21swapper/3923:37:3833
201899184156,26cyclictest0-21swapper/3923:37:3833
201699184142,31cyclictest0-21swapper/3721:22:3831
201699184142,31cyclictest0-21swapper/3721:22:3831
1974991846,9cyclictest2931-21qemu-system-x8621:05:181
1974991846,9cyclictest2931-21qemu-system-x8621:05:181
2015991831,177cyclictest9334-21CPU30
2015991831,177cyclictest9334-21CPU30
198499183179,2cyclictest0-21swapper/922:00:0639
198499183179,2cyclictest0-21swapper/922:00:0639
2015991821,4cyclictest0-21swapper/3623:55:2030
2015991821,4cyclictest0-21swapper/3623:55:2030
2015991821,4cyclictest0-21swapper/3623:55:2030
200999182137,16cyclictest0-21swapper/3123:02:4425
200999182137,16cyclictest0-21swapper/3123:02:4425
1997991821,168cyclictest0-21swapper/2122:00:1814
1997991821,168cyclictest0-21swapper/2122:00:1814
19879918226,135cyclictest36579-21NetworkChangeNo00:05:193
19879918226,135cyclictest36579-21NetworkChangeNo00:05:183
19869918240,136cyclictest10092-21inotify_reader19:35:212
19869918240,136cyclictest10092-21inotify_reader19:35:202
19749918212,7cyclictest11898-21CPU1
19749918212,7cyclictest11898-21CPU1
201799181133,16cyclictest171rcu_preempt23:11:4032
201799181133,16cyclictest171rcu_preempt23:11:4032
201799181133,16cyclictest171rcu_preempt23:11:4032
201699181110,65cyclictest11903-21CPU31
201699181110,65cyclictest11903-21CPU31
201699181110,65cyclictest11903-21CPU31
200199181165,14cyclictest0-21swapper/2400:16:4617
200199181165,14cyclictest0-21swapper/2400:16:4617
201399180174,5cyclictest0-21swapper/3421:56:1328
201399180174,5cyclictest0-21swapper/3421:56:1328
20099918031,137cyclictest0-21swapper/3120:15:2025
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional