You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-01 - 12:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack6slot0.osadl.org (updated Mon Jun 01, 2026 01:02:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2858499233223,8cyclictest0-21swapper/519:40:2135
2858499233223,8cyclictest0-21swapper/519:40:2135
2861699223220,2cyclictest0-21swapper/3422:25:1628
2861699223220,2cyclictest0-21swapper/3422:25:1528
2858299222217,3cyclictest0-21swapper/321:40:0623
2858299222217,3cyclictest0-21swapper/321:40:0623
2858299213202,9cyclictest0-21swapper/321:33:0323
2858299213202,9cyclictest0-21swapper/321:33:0223
2858499212152,56cyclictest0-21swapper/521:30:0135
2858499212152,56cyclictest0-21swapper/521:30:0135
2858399208200,4cyclictest2459-21CPU34
2858399208200,4cyclictest2459-21CPU34
2860599205196,7cyclictest17482-21nfsd21:32:2116
2860599205196,7cyclictest17482-21nfsd21:32:2116
2858099205193,10cyclictest0-21swapper/219:55:2912
2858099205193,10cyclictest0-21swapper/219:55:2912
2861499202188,11cyclictest0-21swapper/3222:00:1526
2861499202188,11cyclictest0-21swapper/3222:00:1526
2858099202190,7cyclictest3545-21CPU12
2858099202190,7cyclictest3545-21CPU12
2861499197192,3cyclictest5514-21systemd23:14:1626
2861499197192,3cyclictest5514-21systemd23:14:1626
2861499196187,5cyclictest0-21swapper/3223:06:1626
2861499196187,5cyclictest0-21swapper/3223:06:1626
2861499196187,5cyclictest0-21swapper/3223:06:1626
2861899194178,14cyclictest0-21swapper/3521:27:0329
2861899194178,14cyclictest0-21swapper/3521:27:0329
2861499194188,4cyclictest0-21swapper/3223:20:5226
2861499194188,4cyclictest0-21swapper/3223:20:5226
2861499194182,9cyclictest23941-21systemd23:04:1026
2861499194182,9cyclictest23941-21systemd23:04:1026
2858499194183,10cyclictest0-21swapper/521:30:2635
2858499194183,10cyclictest0-21swapper/521:30:2635
2858299194157,5cyclictest0-21swapper/323:17:4423
2858299194157,5cyclictest0-21swapper/323:17:4423
2858299194157,5cyclictest0-21swapper/323:17:4423
2858099193149,37cyclictest3543-21CPU12
2858099193149,37cyclictest3543-21CPU12
2858099193149,37cyclictest3543-21CPU12
2861499192186,5cyclictest0-21swapper/3223:18:4626
2861499192186,5cyclictest0-21swapper/3223:18:4626
2861499192186,5cyclictest0-21swapper/3223:18:4626
2860599192178,11cyclictest35928-21sshd23:25:1216
2860599192178,11cyclictest35928-21sshd23:25:1216
2860599192178,11cyclictest35928-21sshd23:25:1216
2858299192177,12cyclictest0-21swapper/319:10:1323
2858299192177,12cyclictest0-21swapper/319:10:1323
2858299192177,12cyclictest0-21swapper/319:10:1323
2858499191188,2cyclictest0-21swapper/520:27:2935
2861499190182,5cyclictest0-21swapper/3222:39:1126
2861499190182,5cyclictest0-21swapper/3222:39:1026
2861499190179,9cyclictest0-21swapper/3222:57:5126
2861499190179,9cyclictest0-21swapper/3222:57:5126
2858399190180,4cyclictest0-21swapper/422:13:3134
2858399190180,4cyclictest0-21swapper/422:13:3134
2858099190173,14cyclictest0-21swapper/222:15:4012
2858099190173,14cyclictest0-21swapper/222:15:4012
2858099189178,9cyclictest0-21swapper/223:12:0312
2858099189178,9cyclictest0-21swapper/223:12:0312
2861899188139,36cyclictest0-21swapper/3523:27:1929
2861899188139,36cyclictest0-21swapper/3523:27:1829
2861899188139,36cyclictest0-21swapper/3523:27:1829
2861499188181,3cyclictest3548-21CPU26
2861499188181,3cyclictest3548-21CPU26
2861499188180,6cyclictest0-21swapper/3222:40:1126
2861499188180,6cyclictest0-21swapper/3222:40:1126
2861499188179,7cyclictest0-21swapper/3222:10:4426
2861499188179,7cyclictest0-21swapper/3222:10:4326
2861899187170,10cyclictest171rcu_preempt00:05:1929
2861899187170,10cyclictest171rcu_preempt00:05:1829
2861899187170,10cyclictest171rcu_preempt00:05:1829
2860599187182,4cyclictest0-21swapper/2319:51:3816
2860599187182,4cyclictest0-21swapper/2319:51:3816
2860599187176,10cyclictest0-21swapper/2320:35:0216
2858399187182,4cyclictest0-21swapper/421:45:5634
2858399187182,4cyclictest0-21swapper/421:45:5634
2858399187182,4cyclictest0-21swapper/421:45:5634
2858399187181,3cyclictest0-21swapper/423:34:3734
2858399187181,3cyclictest0-21swapper/423:34:3734
2858399187181,3cyclictest0-21swapper/423:34:3634
2860599186181,4cyclictest0-21swapper/2319:25:3616
2860599186181,4cyclictest0-21swapper/2319:25:3616
2859399186174,9cyclictest27350-21env23:40:145
2859399186174,9cyclictest27350-21env23:40:145
2858499186181,4cyclictest0-21swapper/519:38:4835
2858499186181,4cyclictest0-21swapper/519:38:4835
2858399186173,4cyclictest0-21swapper/421:12:5134
2858399186173,4cyclictest0-21swapper/421:12:5134
2860599185180,4cyclictest0-21swapper/2323:23:2516
2860599185180,4cyclictest0-21swapper/2323:23:2516
2858499185161,20cyclictest4408-21CPU35
2858499185161,20cyclictest4408-21CPU35
2858299185144,13cyclictest0-21swapper/320:10:2923
2858299185144,13cyclictest0-21swapper/320:10:2823
2861499184179,4cyclictest0-21swapper/3221:58:3626
2861499184179,4cyclictest0-21swapper/3221:58:3626
2858399184166,11cyclictest37265-21CPU34
2858399184166,11cyclictest37265-21CPU34
2858399184166,11cyclictest37265-21CPU34
2858299184172,10cyclictest0-21swapper/323:30:0223
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional