You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-19 - 23:16

x86 Intel Core i7-3632QM @2200 MHz, Linux 4.19.1-rt3 (Profile)

Latency plot of system in rack #6, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack6slot3.osadl.org (updated Thu May 19, 2022 12:46:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2720627038,0sleep30-21swapper/307:09:093
2703726732,0sleep20-21swapper/207:06:432
2704026632,0sleep50-21swapper/507:06:465
2724326533,0sleep70-21swapper/707:09:377
2718425943,0sleep10-21swapper/107:08:511
2710425841,0sleep40-21swapper/407:07:414
2534125732,0sleep00-21swapper/007:05:120
2706825437,0sleep60-21swapper/607:07:116
711330,0ktimersoftd/70-21swapper/710:45:217
631330,0ktimersoftd/60-21swapper/610:45:216
391330,0ktimersoftd/330466-21ssh09:58:553
391330,0ktimersoftd/30-21swapper/312:08:233
391330,0ktimersoftd/30-21swapper/309:15:203
471320,0ktimersoftd/40-21swapper/410:58:354
391320,0ktimersoftd/38827-21ssh09:33:283
391320,0ktimersoftd/38827-21ssh09:33:283
391320,0ktimersoftd/30-21swapper/312:31:483
391320,0ktimersoftd/30-21swapper/312:16:173
391320,0ktimersoftd/30-21swapper/312:14:583
391320,0ktimersoftd/30-21swapper/311:38:063
391320,0ktimersoftd/30-21swapper/310:40:223
391320,0ktimersoftd/30-21swapper/309:35:123
391320,0ktimersoftd/30-21swapper/309:13:333
391320,0ktimersoftd/30-21swapper/309:04:383
391320,0ktimersoftd/30-21swapper/308:51:233
391320,0ktimersoftd/30-21swapper/308:46:173
391320,0ktimersoftd/30-21swapper/308:23:443
391320,0ktimersoftd/30-21swapper/308:17:203
391320,0ktimersoftd/30-21swapper/308:10:033
391320,0ktimersoftd/30-21swapper/307:25:283
231320,0ktimersoftd/10-21swapper/110:24:151
391310,0ktimersoftd/30-21swapper/312:03:213
27652992626,0cyclictest311ktimersoftd/211:28:542
27652992626,0cyclictest311ktimersoftd/210:25:172
27652992626,0cyclictest311ktimersoftd/207:45:142
27652992626,0cyclictest311ktimersoftd/207:40:142
27652992625,0cyclictest311ktimersoftd/212:23:002
27657992523,0cyclictest0-21swapper/310:25:163
27652992525,0cyclictest311ktimersoftd/212:35:142
27652992525,0cyclictest311ktimersoftd/211:05:132
27652992525,0cyclictest311ktimersoftd/210:21:032
27652992525,0cyclictest311ktimersoftd/208:30:182
27652992524,0cyclictest311ktimersoftd/212:25:002
27652992524,0cyclictest311ktimersoftd/211:15:112
27652992524,0cyclictest311ktimersoftd/211:05:002
27652992524,0cyclictest311ktimersoftd/209:55:142
27652992524,0cyclictest311ktimersoftd/209:35:132
27652992524,0cyclictest311ktimersoftd/209:25:232
27652992524,0cyclictest311ktimersoftd/209:25:232
27652992524,0cyclictest311ktimersoftd/208:45:132
27652992524,0cyclictest311ktimersoftd/208:25:212
27657992423,0cyclictest24367-21seq12:23:003
27657992423,0cyclictest10949-21fw_conntrack07:40:113
27657992422,0cyclictest0-21swapper/311:30:063
27657992421,0cyclictest8748-21ntp_states10:10:193
27657992421,0cyclictest0-21swapper/310:54:473
27652992424,0cyclictest311ktimersoftd/211:30:062
27652992424,0cyclictest311ktimersoftd/210:45:002
27652992424,0cyclictest311ktimersoftd/210:15:132
27652992424,0cyclictest311ktimersoftd/210:15:132
27652992424,0cyclictest311ktimersoftd/210:00:192
27652992424,0cyclictest311ktimersoftd/209:42:412
27652992424,0cyclictest311ktimersoftd/209:05:212
27652992424,0cyclictest311ktimersoftd/208:20:122
27652992424,0cyclictest311ktimersoftd/208:05:212
27652992424,0cyclictest311ktimersoftd/207:35:202
27652992424,0cyclictest311ktimersoftd/207:25:142
27652992423,0cyclictest311ktimersoftd/212:15:452
27652992423,0cyclictest311ktimersoftd/210:50:132
27652992423,0cyclictest311ktimersoftd/210:10:192
27652992423,0cyclictest311ktimersoftd/209:54:062
27652992423,0cyclictest311ktimersoftd/209:30:122
27652992423,0cyclictest311ktimersoftd/209:30:112
27652992423,0cyclictest311ktimersoftd/208:50:182
27652992423,0cyclictest311ktimersoftd/208:40:182
27657992323,0cyclictest23964-21chrt11:45:053
27657992323,0cyclictest23964-21chrt11:45:053
27657992323,0cyclictest0-21swapper/307:45:143
27657992322,0cyclictest2615-21iwlist12:35:143
27657992322,0cyclictest25607-21sed12:25:003
27657992322,0cyclictest23513-21ntp_states08:05:183
27657992322,0cyclictest1211-21users08:25:203
27657992322,0cyclictest0-21swapper/307:20:123
27657992321,0cyclictest7677-21sed11:25:123
27657992321,0cyclictest0-21swapper/311:58:153
27657992321,0cyclictest0-21swapper/311:54:343
27657992321,0cyclictest0-21swapper/310:19:503
27657992321,0cyclictest0-21swapper/310:19:503
27657992321,0cyclictest0-21swapper/310:07:483
27657992321,0cyclictest0-21swapper/309:25:223
27657992321,0cyclictest0-21swapper/309:25:223
27652992323,0cyclictest311ktimersoftd/212:30:262
27652992323,0cyclictest311ktimersoftd/212:11:012
27652992323,0cyclictest311ktimersoftd/212:05:152
27652992323,0cyclictest311ktimersoftd/211:55:182
27652992323,0cyclictest311ktimersoftd/211:54:342
27652992323,0cyclictest311ktimersoftd/211:45:052
27652992323,0cyclictest311ktimersoftd/211:45:052
27652992323,0cyclictest311ktimersoftd/211:40:132
27652992323,0cyclictest311ktimersoftd/211:40:132
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional