You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-31 - 11:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the highest latencies:
System rack6slot5.osadl.org (updated Mon Aug 31, 2026 00:45:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
95209999245293,4620cyclictest18818-21kworker/0:119:19:550
95209991114569,4528cyclictest18818-21kworker/0:119:24:020
95209986184345,4259cyclictest18818-21kworker/0:119:14:090
95209979033950,3911cyclictest18818-21kworker/0:119:33:480
95209965273389,3108cyclictest18818-21kworker/0:119:37:300
95209962363460,2766cyclictest18818-21kworker/0:119:25:370
9074264349,203sleep00-21swapper19:06:570
9520994675,448cyclictest4305-21snmpd19:45:550
95209946352,397cyclictest25530-21kworker/0:023:52:590
9520994507,383cyclictest22214-21diskmemload00:14:520
9520994495,430cyclictest22214-21diskmemload23:58:160
9520994444,426cyclictest22214-21diskmemload22:03:140
95209944064,87cyclictest4924-21runrttasks00:41:160
95209944064,362cyclictest22214-21diskmemload22:36:120
95209943969,204cyclictest17803-21kworker/0:122:23:160
95209943712,355cyclictest2854-21wc20:15:560
95209943674,180cyclictest11-21ksoftirqd/022:40:100
9520994365,370cyclictest22214-21diskmemload22:31:110
9520994364,371cyclictest13437-21ssh00:32:190
9520994360,375cyclictest23861-21ssh21:12:190
9520994350,375cyclictest22135-21strings19:40:420
9520994332,248cyclictest22214-21diskmemload21:38:230
9520994330,373cyclictest21878-21ssh23:37:370
95209943268,303cyclictest9473-21ntp_states20:35:170
95209943168,304cyclictest397-21ssh00:03:020
95209943135,88cyclictest17675-21munin-node20:55:500
95209942639,211cyclictest22214-21diskmemload23:28:400
95209942363,347cyclictest344450irq/10-eth023:04:030
95209941850,87cyclictest9966-21ssh00:25:280
95209941778,339cyclictest0-21swapper21:32:010
95209941747,88cyclictest10524-21ssh23:11:230
95209941544,88cyclictest2275-21ssh22:53:100
95209941276,323cyclictest22214-21diskmemload23:45:000
95209941252,300cyclictest15587-21ssh22:08:080
95209941035,88cyclictest4224-21lldpd21:43:170
95209940956,353cyclictest0-21swapper23:46:410
95209940877,272cyclictest351950irq/10-yenta22:17:090
95209940754,339cyclictest30701-21ssh21:29:040
95209940637,357cyclictest0-21swapper00:39:550
95209940376,266cyclictest13272-21ssh23:18:120
95209940335,87cyclictest28296-21ssh21:22:510
95209940131,370cyclictest0-21swapper00:21:080
95209940071,314cyclictest30986-21ntp_states22:45:210
95209939831,367cyclictest0-21swapper19:52:250
95209939535,360cyclictest0-21swapper23:32:450
95209939136,355cyclictest0-21swapper21:05:340
95209938838,350cyclictest0-21swapper20:22:160
95209938720,353cyclictest4924-21runrttasks20:08:420
95209938634,191cyclictest0-21swapper23:22:020
9520993847,363cyclictest4924-21runrttasks20:33:280
95209938331,352cyclictest0-21swapper22:12:330
95209938234,348cyclictest8038-21cut23:05:550
95209938039,341cyclictest0-21swapper00:16:080
95209937932,285cyclictest14309-21cat20:46:070
9520993790,365cyclictest29534-21strings20:00:430
95209937833,345cyclictest0-21swapper22:29:190
95209937314,302cyclictest2547-21ssh00:07:510
95209937215,357cyclictest11029-21ssh21:56:590
95209936951,305cyclictest344450irq/10-eth021:49:390
95209936875,280cyclictest0-21swapper20:42:000
95209936494,257cyclictest13-21rcuc/022:56:430
9520993593,356cyclictest0-21swapper21:04:120
95209935419,276cyclictest351950irq/10-yenta21:16:540
9520993521,351cyclictest0-21swapper20:50:270
9520993521,351cyclictest0-21swapper19:56:260
9520993484,344cyclictest0-21swapper21:54:120
95209934274,87cyclictest13-21rcuc/020:10:470
95209933036,294cyclictest0-21swapper20:25:110
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional