You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-13 - 22:45
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack6slot5.osadl.org (updated Sat Sep 13, 2025 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1751199113115852,5455cyclictest29568-21kworker/0:012:23:530
1751199111125674,5427cyclictest27924-21kworker/0:109:11:300
1751199102925422,4819cyclictest27924-21kworker/0:109:01:560
175119997145154,4549cyclictest27924-21kworker/0:108:36:570
175119994794750,4718cyclictest29568-21kworker/0:012:05:280
175119993944808,4582cyclictest3211-21kworker/0:210:29:160
175119992884638,4636cyclictest27924-21kworker/0:109:31:030
175119992714631,4625cyclictest29568-21kworker/0:012:13:130
175119992664729,4526cyclictest15158-21kworker/0:009:41:530
175119992134705,4497cyclictest24396-21kworker/0:211:11:550
175119991774609,4553cyclictest8757-21kworker/0:211:44:530
175119991604696,4453cyclictest29141-21kworker/0:110:05:520
175119991554688,4456cyclictest27924-21kworker/0:109:19:300
175119991454671,4470cyclictest15158-21kworker/0:009:45:430
175119990354742,4290cyclictest27924-21kworker/0:107:14:050
175119990084613,4384cyclictest17299-21kworker/0:010:40:530
175119989934596,4393cyclictest29568-21kworker/0:012:31:250
175119989454591,4350cyclictest27924-21kworker/0:107:51:010
175119989434568,4364cyclictest4902-21kworker/0:111:15:470
175119989194674,4234cyclictest27924-21kworker/0:108:17:530
175119989174572,4334cyclictest8757-21kworker/0:211:34:440
175119989034569,4330cyclictest29568-21kworker/0:012:16:380
175119988024418,4373cyclictest27924-21kworker/0:108:52:170
175119986544440,4203cyclictest27924-21kworker/0:108:02:310
175119985894609,3976cyclictest27924-21kworker/0:108:33:080
175119985724401,4160cyclictest8757-21kworker/0:211:54:130
175119985144362,4140cyclictest3211-21kworker/0:210:21:350
175119984384424,4002cyclictest11803-21kworker/0:209:37:530
175119984214192,4178cyclictest27924-21kworker/0:108:42:360
175119983834463,3860cyclictest8757-21kworker/0:211:29:180
175119982864528,3735cyclictest27924-21kworker/0:107:15:100
175119980604077,3924cyclictest24396-21kworker/0:210:58:390
175119980434188,3840cyclictest27924-21kworker/0:109:05:540
175119980173974,3970cyclictest27924-21kworker/0:107:29:570
175119979654263,3687cyclictest27924-21kworker/0:109:29:300
175119977494083,3655cyclictest27924-21kworker/0:108:13:580
175119976694123,3531cyclictest3211-21kworker/0:210:19:450
175119975724059,3462cyclictest27924-21kworker/0:108:58:020
175119975423962,3566cyclictest27924-21kworker/0:108:08:100
175119974943944,3546cyclictest17299-21kworker/0:010:48:410
175119973493652,3646cyclictest27924-21kworker/0:107:21:560
175119973023821,3430cyclictest24396-21kworker/0:210:54:500
175119971883909,3268cyclictest27924-21kworker/0:108:29:100
175119971713650,3506cyclictest3211-21kworker/0:210:35:150
175119971543790,3353cyclictest24396-21kworker/0:211:08:120
175119970703610,3409cyclictest27924-21kworker/0:109:21:390
175119970553734,3310cyclictest29568-21kworker/0:012:35:240
175119969303536,3378cyclictest8757-21kworker/0:211:21:410
175119969163732,3169cyclictest8757-21kworker/0:211:48:450
175119968863609,3217cyclictest27924-21kworker/0:107:33:470
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional