You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-27 - 02:39
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the highest latencies:
System rack6slot6 (updated Thu Nov 27, 2025 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
311019910703053457,53452cyclictest23248-21ssh23:44:260
311019910681953426,53302cyclictest18266-21kworker/0:021:21:250
311019910673553422,53313cyclictest0-21swapper21:02:190
311019910662253447,53175cyclictest0-21swapper21:07:010
311019910660753464,53020cyclictest716-21ssh23:57:500
311019910658153418,53163cyclictest0-21swapper21:25:560
311019910655753393,53100cyclictest0-21swapper23:36:140
311019910652253438,53084cyclictest0-21swapper21:55:250
311019910651753450,53067cyclictest0-21swapper20:31:100
311019910649753470,53027cyclictest0-21swapper22:08:280
311019910647053457,53013cyclictest0-21swapper23:14:580
311019910646153430,53031cyclictest0-21swapper22:16:010
311019910645453446,53008cyclictest0-21swapper00:12:540
311019910644753401,53046cyclictest0-21swapper22:38:370
311019910643253438,52994cyclictest0-21swapper22:40:480
311019910641753430,52987cyclictest0-21swapper20:21:380
311019910641153425,52986cyclictest0-21swapper20:01:320
311019910640253420,52982cyclictest0-21swapper21:39:400
311019910633653438,52806cyclictest0-21swapper22:50:510
311019910627953395,52819cyclictest0-21swapper00:04:520
311019910627153392,52813cyclictest0-21swapper19:34:240
311019910625553413,52751cyclictest0-21swapper19:29:530
311019910625153386,52800cyclictest0-21swapper21:47:420
311019910623253479,52753cyclictest0-21swapper00:15:350
311019910623053477,52753cyclictest0-21swapper19:54:100
311019910621153468,52743cyclictest0-21swapper19:35:340
311019910620553469,52736cyclictest0-21swapper19:45:370
311019910617553448,52713cyclictest0-21swapper20:54:270
311019910616253403,52759cyclictest0-21swapper20:49:050
311019910615253439,52713cyclictest0-21swapper00:39:020
311019910614853439,52709cyclictest0-21swapper19:57:210
311019910613953436,52703cyclictest0-21swapper19:41:160
311019910611353419,52694cyclictest0-21swapper20:39:230
311019910603753379,52638cyclictest0-21swapper22:14:100
311019910568052985,52693cyclictest11585-21ssh23:27:310
311019910555953159,52400cyclictest0-21swapper20:07:440
311019910541353045,52364cyclictest21823-21ssh22:56:220
311019910511453028,52084cyclictest0-21swapper23:30:420
311019910510953015,52092cyclictest0-21swapper22:49:500
31101995365353375,214cyclictest0-21swapper20:27:390
31101995345627,384cyclictest0-21swapper23:00:530
31101995344326,53417cyclictest0-21swapper22:23:030
31101995319126,0cyclictest0-21swapper21:11:120
31101995313827,53111cyclictest0-21swapper21:15:430
31101995307827,52960cyclictest0-21swapper00:26:480
31101995307126,53045cyclictest0-21swapper00:21:370
31101995307124,53047cyclictest0-21swapper00:32:000
31101995293852919,18cyclictest0-21swapper23:21:190
31101995278326,52757cyclictest0-21swapper20:55:570
31101995277126,52745cyclictest0-21swapper23:54:590
311019924081093,1222cyclictest9-21ksoftirqd/023:06:350
311019922851070,1123cyclictest16460-21kworker/0:220:16:060
311019922351028,1207cyclictest15655-21ssh22:03:170
311019921881038,1028cyclictest9499-21diskmemload00:08:530
311019921671040,1003cyclictest25002-21ssh23:45:460
31101991998980,984cyclictest0-21swapper20:43:440
311019919521033,859cyclictest0-21swapper21:32:480
311019919221044,785cyclictest0-21swapper21:50:030
311019916941055,639cyclictest0-21swapper23:19:090
31101991570761,801cyclictest0-21swapper21:43:410
311019915271069,395cyclictest9-21ksoftirqd/022:28:240
311019915021012,426cyclictest0-21swapper22:34:360
311019914621097,365cyclictest0-21swapper20:11:350
311019914591099,360cyclictest0-21swapper19:24:210
31101991147621,523cyclictest2455-21hwlatdetect-tra19:14:580
3110199920608,309cyclictest17625-21hwlatdetect-tra19:16:090
235826013,38sleep02382-21hwlatdetect-tra19:06:260
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional