You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-04 - 07:57
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the highest latencies:
System rack6slot6 (updated Sat Apr 04, 2026 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
190399910705153481,53473cyclictest14922-21ssh22:12:380
190399910698653438,53426cyclictest2099-21runrttasks20:30:290
190399910674353410,53242cyclictest0-21swapper00:27:370
190399910666653417,53156cyclictest0-21swapper19:59:300
190399910663353476,53067cyclictest9-21ksoftirqd/023:40:030
190399910661453409,53141cyclictest9-21ksoftirqd/019:29:410
190399910655453406,53084cyclictest0-21swapper22:22:210
190399910655053390,53095cyclictest0-21swapper23:11:350
190399910653853412,53035cyclictest0-21swapper23:38:030
190399910652153414,53041cyclictest0-21swapper22:05:360
190399910651653415,53035cyclictest0-21swapper23:17:170
190399910650853426,53082cyclictest0-21swapper20:08:320
190399910650453471,53033cyclictest0-21swapper21:17:420
190399910650253467,53035cyclictest0-21swapper00:02:500
190399910650053464,53036cyclictest0-21swapper21:37:180
190399910647953399,53080cyclictest0-21swapper22:31:540
190399910647453461,53013cyclictest0-21swapper22:56:010
190399910646753453,53014cyclictest0-21swapper21:52:220
190399910646453408,53056cyclictest0-21swapper23:30:110
190399910644353396,53047cyclictest0-21swapper21:31:460
190399910644253398,53044cyclictest0-21swapper19:15:070
190399910643953437,53002cyclictest0-21swapper21:23:440
190399910641553423,52992cyclictest0-21swapper23:58:290
190399910641153427,52984cyclictest0-21swapper00:24:260
190399910638353383,52935cyclictest3950irq/9-acpi21:55:330
190399910634553442,52903cyclictest0-21swapper00:30:580
190399910626553464,52801cyclictest0-21swapper20:27:080
190399910623353470,52763cyclictest0-21swapper19:51:280
190399910623153433,52757cyclictest0-21swapper20:47:440
190399910621153470,52741cyclictest0-21swapper20:03:110
190399910620353469,52734cyclictest0-21swapper20:12:340
190399910618553414,52771cyclictest0-21swapper21:07:090
190399910617153408,52763cyclictest0-21swapper20:35:100
190399910616153402,52759cyclictest0-21swapper19:47:360
190399910615953442,52717cyclictest0-21swapper21:02:480
190399910615553400,52755cyclictest0-21swapper19:11:060
190399910610753417,52690cyclictest0-21swapper19:22:390
190399910610753025,53080cyclictest0-21swapper22:55:000
190399910606452993,53066cyclictest0-21swapper23:03:530
190399910582353326,52497cyclictest0-21swapper23:08:540
190399910508152972,52107cyclictest0-21swapper22:19:200
19039995394153375,474cyclictest0-21swapper23:52:270
19039995341824,53394cyclictest0-21swapper20:51:050
19039995336826,53342cyclictest0-21swapper23:45:450
19039995329325,53175cyclictest0-21swapper00:17:240
19039995322227,0cyclictest0-21swapper20:44:530
19039995308924,52973cyclictest0-21swapper19:39:440
19039995308126,53055cyclictest0-21swapper19:43:050
19039995305424,52936cyclictest0-21swapper20:21:560
19039995302631,52995cyclictest0-21swapper21:41:090
19039995298424,52895cyclictest0-21swapper19:34:130
190399945312501,2018cyclictest1741-21hald22:45:080
190399924791075,1276cyclictest4072-21diskmemload00:38:400
190399920401064,849cyclictest31056-21ssh21:49:320
19039992031988,1009cyclictest0-21swapper22:42:270
190399920161032,863cyclictest0-21swapper22:27:530
19039991980983,962cyclictest29986-21kworker/0:123:22:380
190399919801027,860cyclictest0-21swapper21:25:040
190399919651019,851cyclictest0-21swapper22:36:250
19039991913935,958cyclictest0-21swapper00:08:210
19039991907923,961cyclictest0-21swapper20:15:440
190399918001091,617cyclictest3950irq/9-acpi22:00:150
190399917381029,585cyclictest4072-21diskmemload23:29:100
19039991597771,823cyclictest0-21swapper21:12:210
190399914531089,364cyclictest0-21swapper20:59:470
190399914361082,354cyclictest0-21swapper00:13:330
16935254883,207sleep00-21swapper19:05:020
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional