You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-04 - 02:35
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 10 highest latencies:
System rack6slot6 (updated Thu Dec 04, 2025 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
206039910688953469,53325cyclictest1911-21snmpd20:39:270
206039910680053467,53243cyclictest3950irq/9-acpi23:50:520
206039910679253461,53209cyclictest2069-21crond22:36:000
206039910667953459,53124cyclictest23453-21ssh00:34:140
206039910667853382,53207cyclictest9-21ksoftirqd/021:01:130
206039910667053420,53159cyclictest0-21swapper19:27:560
206039910658753419,53101cyclictest0-21swapper19:34:080
206039910656453481,53083cyclictest0-21swapper22:28:180
206039910654953389,53095cyclictest0-21swapper21:55:080
206039910649853468,53030cyclictest0-21swapper19:52:130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional