You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-11 - 02:04
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 10 highest latencies:
System rack6slot6 (updated Wed Dec 10, 2025 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
286539911072355474,55234cyclictest2739-21devkit-power-da12:23:080
286539910711353454,53563cyclictest3950irq/9-acpi12:35:010
286539910690053429,53348cyclictest1911-21snmpd11:25:010
286539910677553411,53299cyclictest950ksoftirqd/010:40:380
286539910675653387,53275cyclictest13476-21diskmemload11:13:070
286539910658153439,53142cyclictest0-21swapper10:32:160
286539910657753395,53093cyclictest9-21ksoftirqd/009:36:200
286539910655853392,53100cyclictest0-21swapper10:07:590
286539910655253413,53074cyclictest133750irq/9-eth010:39:480
286539910654553413,53040cyclictest0-21swapper09:57:460
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional