You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-20 - 20:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 10 highest latencies:
System rack6slot6 (updated Thu Nov 20, 2025 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
195199910614753062,53083cyclictest0-21swapper08:57:110
195199910614353396,52747cyclictest0-21swapper08:00:550
195199910614253052,53088cyclictest0-21swapper11:07:590
195199910612853050,53076cyclictest0-21swapper09:49:560
195199910612053038,53080cyclictest0-21swapper10:43:220
195199910610553027,53073cyclictest0-21swapper10:48:130
195199910608153006,53073cyclictest0-21swapper10:33:290
195199910605752966,53089cyclictest0-21swapper12:29:320
195199910601352936,53075cyclictest0-21swapper08:39:060
195199910600252940,53060cyclictest0-21swapper11:04:480
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional