You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-17 - 07:43
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 10 highest latencies:
System rack6slot6 (updated Wed Sep 17, 2025 00:43:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
210699910737053425,53849cyclictest25806-21ssh23:10:130
210699910680653405,53311cyclictest24256-1kworker/u3:100:05:490
210699910679853459,53243cyclictest11446-21ssh22:02:030
210699910665353433,53220cyclictest0-21swapper20:42:000
210699910663353445,53188cyclictest0-21swapper20:48:220
210699910662453459,53165cyclictest0-21swapper19:49:150
210699910660053471,53129cyclictest0-21swapper00:38:280
210699910658053400,53116cyclictest9-21ksoftirqd/019:29:500
210699910654453475,53069cyclictest0-21swapper21:42:380
210699910653053400,53130cyclictest0-21swapper23:28:080
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional