You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-05 - 18:13
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 10 highest latencies:
System rack6slot6 (updated Fri Dec 05, 2025 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
460799209946105456,104488cyclictest0-21swapper10:54:380
46079910737253461,53814cyclictest2114-21munin-node11:57:160
46079910676453462,53302cyclictest0-21swapper08:19:330
46079910670553462,53243cyclictest0-21swapper08:35:080
46079910663853423,53215cyclictest0-21swapper09:52:100
46079910659453464,53038cyclictest133750irq/9-eth009:28:330
46079910655953449,53110cyclictest0-21swapper08:59:550
46079910654053449,53091cyclictest0-21swapper11:04:210
46079910650253475,53027cyclictest0-21swapper11:32:490
46079910648553406,53079cyclictest0-21swapper12:27:350
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional