You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-28 - 17:10
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 100 highest latencies:
System rack6slot6 (updated Tue Apr 28, 2026 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
295099910707453439,53539cyclictest1828-21hald-addon-acpi20:09:180
295099910701553471,53544cyclictest0-21swapper23:41:390
295099910668553410,53179cyclictest14532-21diskmemload00:15:590
295099910655453390,53099cyclictest0-21swapper19:47:120
295099910653053439,53091cyclictest0-21swapper22:51:550
295099910651953476,53043cyclictest0-21swapper21:15:470
295099910650853475,53033cyclictest0-21swapper22:59:570
295099910650653475,53031cyclictest0-21swapper23:13:210
295099910647653415,53061cyclictest0-21swapper19:19:240
295099910646953408,53061cyclictest0-21swapper20:36:060
295099910645853453,53005cyclictest0-21swapper00:35:050
295099910645353447,53006cyclictest0-21swapper20:21:320
295099910644853402,53046cyclictest0-21swapper23:03:590
295099910644353443,53000cyclictest0-21swapper00:32:240
295099910644153398,53043cyclictest0-21swapper22:23:070
295099910642953433,52996cyclictest0-21swapper21:29:210
295099910642653451,52975cyclictest0-21swapper20:58:320
295099910633553417,52918cyclictest0-21swapper19:11:010
295099910629053390,52809cyclictest0-21swapper22:19:560
295099910622053456,52764cyclictest0-21swapper21:07:150
295099910621353465,52748cyclictest0-21swapper19:40:400
295099910617153452,52719cyclictest0-21swapper23:34:170
295099910615153442,52709cyclictest0-21swapper20:32:150
295099910615053472,52678cyclictest0-21swapper20:51:510
295099910615053437,52713cyclictest0-21swapper19:54:440
295099910614653435,52711cyclictest0-21swapper21:36:130
295099910612553426,52699cyclictest0-21swapper20:49:200
295099910612353429,52694cyclictest0-21swapper19:27:460
295099910585853338,52520cyclictest0-21swapper21:52:080
295099910537953117,52252cyclictest0-21swapper21:57:190
295099910532952932,52394cyclictest16806-21ssh00:24:120
295099910527953010,52266cyclictest16895-21ssh22:48:240
295099910515953053,52104cyclictest0-21swapper00:14:390
295099910504852946,52097cyclictest0-21swapper23:29:260
29509995421453464,750cyclictest0-21swapper00:03:260
29509995392753462,465cyclictest0-21swapper23:15:420
29509995384953385,464cyclictest0-21swapper20:12:390
29509995356553391,174cyclictest0-21swapper20:18:310
29509995350820,53488cyclictest0-21swapper20:01:360
29509995350818,53490cyclictest0-21swapper00:28:430
29509995337519,53261cyclictest0-21swapper23:22:340
29509995329727,53177cyclictest0-21swapper19:56:250
29509995328018,53169cyclictest0-21swapper19:20:440
29509995319824,53054cyclictest0-21swapper21:02:240
29509995301527,52898cyclictest29504-21cyclictest21:47:160
29509995287825,52757cyclictest0-21swapper20:41:480
295099929881664,1316cyclictest1741-21hald22:39:420
295099923271055,1152cyclictest6958-21rm22:34:000
295099922951096,1130cyclictest295532sleep020:26:130
295099922471049,1076cyclictest0-21swapper21:23:300
295099921301092,946cyclictest9-21ksoftirqd/021:30:420
295099920531004,1028cyclictest0-21swapper00:09:170
295099920411011,1030cyclictest0-21swapper21:10:560
29509992015973,1008cyclictest0-21swapper23:09:300
295099919741027,854cyclictest0-21swapper19:33:180
295099919631004,921cyclictest17804-21ssh22:01:200
295099919371037,806cyclictest0-21swapper23:49:320
295099919221059,739cyclictest25187-21ssh22:12:440
295099917541092,566cyclictest5116-21ssh21:43:150
295099917391094,645cyclictest0-21swapper23:51:520
295099917031098,506cyclictest2679-21devkit-power-da22:25:480
295099916601096,444cyclictest0-21swapper19:35:080
295099916301052,513cyclictest11-21rcu_preempt23:57:240
29509991491711,776cyclictest0-21swapper22:05:020
295099914911005,424cyclictest9-21ksoftirqd/023:37:380
295099914591096,363cyclictest0-21swapper22:41:020
29398273937,207sleep00-21swapper19:09:430
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional