You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-11 - 18:51
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 376 highest latencies:
System rack6slot6 (updated Thu Dec 11, 2025 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
274809910697253465,53410cyclictest12411-21diskmemload09:24:110
274809910683753411,53335cyclictest0-21swapper08:22:130
274809910675753441,53219cyclictest2103-21runrttasks07:40:410
274809910665953452,53086cyclictest32117-21ssh11:48:530
274809910661453464,53084cyclictest0-21swapper11:57:250
274809910657853418,53068cyclictest0-21swapper12:12:190
274809910653553450,53085cyclictest0-21swapper07:56:560
274809910645953467,52992cyclictest0-21swapper10:19:570
274809910643753468,52969cyclictest0-21swapper09:19:190
274809910643653446,52990cyclictest0-21swapper12:32:050
274809910636053429,52931cyclictest0-21swapper07:33:290
274809910625753476,52781cyclictest0-21swapper08:38:180
274809910622453476,52748cyclictest0-21swapper08:28:550
274809910621853470,52748cyclictest0-21swapper07:24:570
274809910620553469,52736cyclictest0-21swapper07:29:280
274809910615553461,52694cyclictest0-21swapper11:19:140
274809910615153398,52753cyclictest0-21swapper07:36:400
274809910580153027,52772cyclictest4671-21ssh12:39:270
274809910574553003,52740cyclictest22386-21ssh12:19:410
274809910562253038,52582cyclictest11190-21ssh12:04:270
274809910545152954,52495cyclictest11746-21ssh10:36:020
274809910515953057,52100cyclictest0-21swapper11:26:460
274809910506952965,52102cyclictest0-21swapper07:18:050
274809910498852930,52056cyclictest0-21swapper12:23:530
27480995363526,53609cyclictest0-21swapper12:06:280
27480995354427,0cyclictest0-21swapper07:14:230
27480995354125,0cyclictest0-21swapper08:19:520
27480995352625,0cyclictest0-21swapper10:06:530
27480995347714,0cyclictest0-21swapper11:10:520
27480995347425,53357cyclictest0-21swapper08:05:480
27480995328125,53256cyclictest0-21swapper10:01:520
27480995327724,53186cyclictest0-21swapper09:48:280
27480995307426,0cyclictest0-21swapper09:01:540
27480995298827,52895cyclictest5608-21kworker/0:308:52:220
27480995282028,52792cyclictest0-21swapper09:44:170
274809947482507,2115cyclictest2739-21devkit-power-da08:13:410
274809924441091,1260cyclictest133750irq/9-eth012:29:040
274809924401059,1283cyclictest32220-21ssh09:35:440
274809922681068,1105cyclictest0-21swapper07:50:040
274809922261008,1172cyclictest9-21ksoftirqd/010:11:140
274809921571004,1030cyclictest15302-21ssh09:57:100
27480992125999,1126cyclictest0-21swapper11:43:110
274809920901071,895cyclictest1881-21ssh11:07:100
274809920781061,919cyclictest24628-21ssh10:54:470
274809920331023,601cyclictest3950irq/9-acpi10:32:100
27480992009978,993cyclictest5071-21ssh10:27:190
27480991976970,969cyclictest13099-21ssh09:10:170
27480991969951,984cyclictest0-21swapper10:58:280
274809919421011,808cyclictest12411-21diskmemload10:40:130
274809918871012,784cyclictest133750irq/9-eth011:38:500
27480991785966,782cyclictest11730-21ssh09:52:190
274809917581047,613cyclictest1818-21diskmemload11:50:530
274809917471079,668cyclictest0-21swapper08:46:400
274809917441069,581cyclictest0-21swapper11:05:000
274809917221048,607cyclictest133750irq/9-eth010:20:370
274809916361090,456cyclictest9-21ksoftirqd/007:46:130
27480991632991,605cyclictest20574-21ssh11:32:480
274809916031050,553cyclictest0-21swapper08:33:060
274809915121105,407cyclictest0-21swapper09:09:060
274809914881092,396cyclictest0-21swapper08:59:440
274809914761009,431cyclictest19587-21ssh10:47:050
274809914721099,373cyclictest0-21swapper08:44:390
274809914671003,418cyclictest0-21swapper09:28:020
274809914631100,363cyclictest0-21swapper11:22:450
274809914401029,411cyclictest0-21swapper08:00:170
274809914251084,341cyclictest0-21swapper09:34:040
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional