You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-09 - 04:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the highest latencies:
System rack6slot6 (updated Sat May 09, 2026 00:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2831299209792105300,104490cyclictest0-21swapper22:20:390
283129910722053451,53673cyclictest12984-21diskmemload22:10:460
283129910681253425,53387cyclictest0-21swapper22:04:440
283129910675153414,53271cyclictest0-21swapper20:09:210
283129910665753456,53110cyclictest9-21ksoftirqd/023:16:150
283129910657153388,53091cyclictest0-21swapper20:49:330
283129910654953389,53069cyclictest0-21swapper21:15:400
283129910654653449,53097cyclictest0-21swapper22:40:050
283129910653853407,53040cyclictest0-21swapper21:01:160
283129910652353471,53052cyclictest0-21swapper23:08:530
283129910652053478,53042cyclictest0-21swapper21:39:370
283129910651253468,53044cyclictest0-21swapper00:08:000
283129910650853473,53035cyclictest0-21swapper00:33:370
283129910647753418,53059cyclictest0-21swapper22:18:080
283129910646753452,53015cyclictest0-21swapper22:05:550
283129910646253450,53012cyclictest0-21swapper21:55:120
283129910646153410,53051cyclictest0-21swapper21:43:380
283129910646053452,53008cyclictest0-21swapper00:16:520
283129910645853452,53006cyclictest0-21swapper20:36:290
283129910644953442,53007cyclictest0-21swapper22:51:380
283129910644553399,53046cyclictest0-21swapper20:22:350
283129910640353424,52979cyclictest0-21swapper20:12:420
283129910630553456,52784cyclictest0-21swapper19:31:200
283129910626153389,52807cyclictest0-21swapper21:09:280
283129910622253460,52726cyclictest0-21swapper20:02:090
283129910621753475,52742cyclictest0-21swapper23:24:270
283129910621453455,52721cyclictest0-21swapper19:42:430
283129910620953454,52720cyclictest0-21swapper20:28:270
283129910567552976,52696cyclictest981-21ssh22:26:410
283129910541453047,52364cyclictest16374-21ssh21:15:000
283129910506852968,52095cyclictest0-21swapper23:57:170
28312995400153410,526cyclictest0-21swapper21:24:030
28312995354053421,55cyclictest134850irq/9-eth023:27:380
28312995342427,53397cyclictest0-21swapper22:37:040
28312995336726,53341cyclictest0-21swapper21:45:590
28312995332426,53204cyclictest0-21swapper19:21:070
28312995324127,53120cyclictest0-21swapper00:02:280
28312995320627,353cyclictest3950irq/9-acpi00:36:480
28312995316824,53144cyclictest0-21swapper19:54:170
28312995316324,53139cyclictest0-21swapper20:34:480
28312995315525,53130cyclictest0-21swapper19:38:020
283129924741093,1256cyclictest12984-21diskmemload23:51:150
283129922651047,1171cyclictest9-21ksoftirqd/021:29:240
283129922451036,1134cyclictest134850irq/9-eth023:00:500
283129921891051,1015cyclictest2099-21runrttasks23:40:520
283129921021041,1026cyclictest0-21swapper00:28:060
283129920831032,1016cyclictest0-21swapper19:58:080
283129920721092,883cyclictest12984-21diskmemload22:31:120
283129920561024,1011cyclictest0-21swapper21:52:210
28312992026994,997cyclictest0-21swapper00:24:550
283129920091030,859cyclictest0-21swapper20:56:040
283129919941039,861cyclictest0-21swapper23:11:540
283129919881034,888cyclictest0-21swapper20:51:130
283129919741028,854cyclictest0-21swapper21:32:250
28312991912984,894cyclictest0-21swapper19:17:360
283129918861034,759cyclictest5350irq/9-uhci_hcd:23:32:090
28312991843999,778cyclictest3950irq/9-acpi23:35:200
283129917451091,648cyclictest0-21swapper23:48:240
283129917421095,647cyclictest0-21swapper22:46:460
283129916831087,505cyclictest0-21swapper19:27:290
28312991681937,708cyclictest0-21swapper00:14:020
283129916401088,552cyclictest0-21swapper19:49:450
283129915951093,409cyclictest10-21rcuc/020:15:430
283129914531093,360cyclictest0-21swapper20:44:110
283129913991049,313cyclictest0-21swapper22:55:090
28312991148618,527cyclictest14492-21hwlatdetect-tra19:11:240
1972522350,1sleep019726-21hwlatdetect-tra19:09:320
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional