You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-03 - 00:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack6slot7.osadl.org (updated Tue Sep 02, 2025 12:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,4564
"cycles":100000000,4563
"load":"idle",4562
"condition":{4561
"clock":"2300"4559
"family":"x86",4558
"vendor":"Intel",4557
"processor":{4555
"dataset":"2024-01-08T15:37:35+0100"4553
"origin":"2024-01-08T12:43:22+0100",4552
"timestamps":{4551
"granularity":"microseconds"4549
7314:10:104547
80,14:10:174546
"maxima":[4545
014:08:574542
0,14:08:574541
0,14:08:574540
0,14:08:574539
0,14:08:574538
0,14:08:574537
0,14:08:574536
0,14:08:574535
0,14:08:574534
0,14:08:574533
0,14:08:574532
0,14:08:574531
0,14:08:574530
0,14:08:574529
0,14:08:574528
0,14:08:574527
0,14:08:574526
0,14:08:574525
0,14:08:574524
0,14:08:574523
0,14:08:574522
0,14:08:574521
0,14:08:574520
0,14:08:574519
0,14:08:574518
0,14:08:574517
0,14:08:574516
0,14:08:574515
0,14:08:574514
0,14:08:574513
0,14:08:574512
0,14:08:574511
0,14:08:574510
0,14:08:574509
0,14:08:574508
0,14:08:574507
0,14:08:574506
0,14:08:574505
0,14:08:574504
0,14:08:574503
0,14:08:574502
0,14:08:574501
0,14:08:574500
0,14:08:574499
0,14:08:574498
0,14:08:574497
0,14:08:574496
0,14:08:574495
0,14:08:574494
0,14:08:574493
0,14:08:574492
0,14:08:574491
0,14:08:574490
0,14:08:574489
0,14:08:574488
0,14:08:574487
0,14:08:574486
0,14:08:574485
0,14:08:574484
0,14:08:574483
0,14:08:574482
0,14:08:574481
0,14:08:574480
0,14:08:574479
0,14:08:574478
0,14:08:574477
0,14:08:574476
0,14:08:574475
0,14:08:574474
0,14:08:574473
0,14:08:574472
0,14:08:574471
0,14:08:574470
0,14:08:574469
0,14:08:574468
0,14:08:574467
0,14:08:574466
0,14:08:574465
0,14:08:574464
0,14:08:574463
0,14:08:574462
0,14:08:574461
0,14:08:574460
0,14:08:574459
0,14:08:574458
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional