You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-25 - 04:33
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack6slot7.osadl.org (updated Thu Dec 25, 2025 00:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,4564
"cycles":100000000,4563
"load":"idle",4562
"condition":{4561
"clock":"2300"4559
"family":"x86",4558
"vendor":"Intel",4557
"processor":{4555
"dataset":"2024-01-08T15:37:35+0100"4553
"origin":"2024-01-08T12:43:22+0100",4552
"timestamps":{4551
"granularity":"microseconds"4549
7323:30:094547
80,23:30:164546
"maxima":[4545
023:28:564542
0,23:28:564541
0,23:28:564540
0,23:28:564539
0,23:28:564538
0,23:28:564537
0,23:28:564536
0,23:28:564535
0,23:28:564534
0,23:28:564533
0,23:28:564532
0,23:28:564531
0,23:28:564530
0,23:28:564529
0,23:28:564528
0,23:28:564527
0,23:28:564526
0,23:28:564525
0,23:28:564524
0,23:28:564523
0,23:28:564522
0,23:28:564521
0,23:28:564520
0,23:28:564519
0,23:28:564518
0,23:28:564517
0,23:28:564516
0,23:28:564515
0,23:28:564514
0,23:28:564513
0,23:28:564512
0,23:28:564511
0,23:28:564510
0,23:28:564509
0,23:28:564508
0,23:28:564507
0,23:28:564506
0,23:28:564505
0,23:28:564504
0,23:28:564503
0,23:28:564502
0,23:28:564501
0,23:28:564500
0,23:28:564499
0,23:28:564498
0,23:28:564497
0,23:28:564496
0,23:28:564495
0,23:28:564494
0,23:28:564493
0,23:28:564492
0,23:28:564491
0,23:28:564490
0,23:28:564489
0,23:28:564488
0,23:28:564487
0,23:28:564486
0,23:28:564485
0,23:28:564484
0,23:28:564483
0,23:28:564482
0,23:28:564481
0,23:28:564480
0,23:28:564479
0,23:28:564478
0,23:28:564477
0,23:28:564476
0,23:28:564475
0,23:28:564474
0,23:28:564473
0,23:28:564472
0,23:28:564471
0,23:28:564470
0,23:28:564469
0,23:28:564468
0,23:28:564467
0,23:28:564466
0,23:28:564465
0,23:28:564464
0,23:28:564463
0,23:28:564462
0,23:28:564461
0,23:28:564460
0,23:28:564459
0,23:28:564458
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional