You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-01 - 07:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot8.osadl.org (updated Thu Jan 01, 2026 00:44:04)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2380399585576,7cyclictest4793-21kerneloops20:02:241
2381599581574,6cyclictest4793-21kerneloops20:55:563
2381599581572,7cyclictest4793-21kerneloops22:57:223
2380399581574,5cyclictest4793-21kerneloops22:03:441
2381599580575,4cyclictest4793-21kerneloops21:04:543
2381599580574,5cyclictest4793-21kerneloops20:38:403
2381599580574,5cyclictest4793-21kerneloops00:19:163
2380399580574,5cyclictest4793-21kerneloops23:51:011
2380399580573,6cyclictest4793-21kerneloops22:19:381
2380399580573,5cyclictest4793-21kerneloops20:39:451
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional