You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-12 - 05:08
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack6slot8.osadl.org (updated Fri Dec 12, 2025 00:44:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
64479814970,1485rtkit-daemon4927-21kerneloops19:05:403
2576999797789,6cyclictest4927-21kerneloops21:08:293
2575599796789,6cyclictest4927-21kerneloops21:14:441
2576299795787,6cyclictest4927-21kerneloops21:33:582
2575599795788,5cyclictest4927-21kerneloops00:36:101
2574899795788,6cyclictest4927-21kerneloops23:53:180
2576999794787,6cyclictest4927-21kerneloops21:24:323
2576999794785,7cyclictest4927-21kerneloops20:37:543
2575599794791,2cyclictest4927-21kerneloops20:36:251
2575599794788,5cyclictest4927-21kerneloops00:26:581
2575599794785,7cyclictest4927-21kerneloops23:10:291
2574899794785,7cyclictest4927-21kerneloops20:45:230
2574899794784,8cyclictest4927-21kerneloops21:32:360
2576999793786,5cyclictest4927-21kerneloops20:09:163
2576299793787,5cyclictest4927-21kerneloops23:41:542
2576299793787,5cyclictest4927-21kerneloops22:23:532
2576299793784,7cyclictest4927-21kerneloops23:35:232
2575599793790,2cyclictest4927-21kerneloops20:45:131
2575599793790,2cyclictest4927-21kerneloops00:24:421
2575599793786,5cyclictest4927-21kerneloops21:26:391
2575599793785,6cyclictest4927-21kerneloops21:48:541
2576999792785,5cyclictest4927-21kerneloops22:25:373
2575599792786,5cyclictest4927-21kerneloops21:30:311
2575599792783,7cyclictest4927-21kerneloops19:22:031
2576999791788,2cyclictest4927-21kerneloops21:27:213
2576999791785,5cyclictest4927-21kerneloops20:51:273
2576999791785,4cyclictest4927-21kerneloops20:32:303
2575599791788,2cyclictest4927-21kerneloops22:40:031
2574899791781,8cyclictest4927-21kerneloops22:47:530
2576999790781,7cyclictest4927-21kerneloops00:00:343
2576299790784,5cyclictest4927-21kerneloops20:09:472
2576299790783,6cyclictest4927-21kerneloops22:50:422
2575599790788,1cyclictest4927-21kerneloops23:36:141
2575599790784,5cyclictest4927-21kerneloops23:40:281
2575599790783,6cyclictest4927-21kerneloops22:58:511
2575599790783,5cyclictest4927-21kerneloops21:17:221
2574899790783,6cyclictest4927-21kerneloops00:34:020
2574899790783,5cyclictest4927-21kerneloops20:53:160
2576999789785,3cyclictest4927-21kerneloops20:11:113
2576999789785,2cyclictest4927-21kerneloops19:35:563
2576299789782,6cyclictest4927-21kerneloops23:03:532
2576299789782,5cyclictest4927-21kerneloops19:23:052
2575599789783,5cyclictest4927-21kerneloops20:05:241
2574899789782,6cyclictest4927-21kerneloops19:27:560
2576299788782,5cyclictest4927-21kerneloops19:26:402
2576299788782,5cyclictest4927-21kerneloops00:03:012
2576299788779,7cyclictest4927-21kerneloops19:58:002
2575599788785,2cyclictest4927-21kerneloops22:26:101
2575599788782,5cyclictest4927-21kerneloops23:27:461
2575599788781,5cyclictest4927-21kerneloops21:23:591
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional