You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-20 - 14:22
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack7slot2.osadl.org (updated Fri Feb 20, 2026 12:44:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3371558999782,13cyclictest3382872-21kworker/u4:5+events_unbound10:00:010
3371558999687,6cyclictest3485235-21kworker/u4:10+events_unbound10:54:420
3371559999487,5cyclictest3434719-21kworker/u4:11+events_unbound09:59:361
3371559999183,6cyclictest3565217-21kworker/u4:12+events_unbound12:30:021
3371558999181,7cyclictest3519502-21kworker/u4:14+events_unbound11:34:530
3371558998476,5cyclictest3426065-21kworker/u4:4+events_unbound10:24:400
3371559998372,7cyclictest3379075-21kworker/u4:5+events_unbound07:45:001
3371558998363,15cyclictest3393264-21apt-get08:35:110
3371559997971,6cyclictest3498095-21kworker/u4:0+events_unbound11:10:001
3371559997971,6cyclictest3498095-21kworker/u4:0+events_unbound11:10:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional