You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-06 - 18:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack7slot2.osadl.org (updated Thu Nov 06, 2025 12:44:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
342146299128120,6cyclictest3484686-21kworker/u4:1+events_unbound10:06:180
342146299127116,8cyclictest3582196-21kworker/u4:6+events_unbound12:31:030
342146299127116,8cyclictest3582196-21kworker/u4:6+events_unbound12:31:020
342146299122102,6cyclictest3518676-21kworker/u4:9+events_unbound11:26:300
342146299122102,6cyclictest3518676-21kworker/u4:9+events_unbound11:26:290
34214629910899,7cyclictest3484686-21kworker/u4:1+events_unbound10:10:330
34214629910899,7cyclictest3452529-21kworker/u4:16+events_unbound09:11:120
34214629910783,6cyclictest3546028-21kworker/u4:6+events_unbound11:30:530
34214629910698,6cyclictest3553214-21kworker/u4:3+events_unbound11:40:540
34214629910395,6cyclictest3528678-21kworker/u4:18+events_unbound11:10:500
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional