You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-15 - 08:25
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2.osadl.org (updated Thu Jan 15, 2026 00:44:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32192219910690,12cyclictest3235583-21kworker/u4:1+events_unbound20:15:151
3219220999688,6cyclictest3243179-21kworker/u4:15+events_unbound20:45:210
3219221998981,5cyclictest3241901-21kworker/u4:14+events_unbound20:55:221
3219221998980,7cyclictest3206745-21kworker/u4:3+events_unbound19:20:031
3219221998778,7cyclictest3389311-21kworker/u4:5+events_unbound23:52:581
3219220998576,7cyclictest3278138-21kworker/u4:6+events_unbound22:00:360
3219221998476,5cyclictest3233072-21kworker/u4:11+events_unbound20:25:151
3219221998475,7cyclictest3244435-21kworker/u4:2+events_unbound21:05:241
3219221998374,6cyclictest3240645-21kworker/u4:10+events_unbound21:10:251
3219221997657,7cyclictest3269399-21kworker/u4:4+events_unbound21:40:311
3219220997466,6cyclictest3385015-21kworker/u4:6+events_unbound23:58:080
3219220997265,5cyclictest3389312-21kworker/u4:9+events_unbound00:28:380
3219221997164,5cyclictest3286897-21kworker/u4:9+events_unbound22:10:391
3219220997162,7cyclictest3389312-21kworker/u4:9+events_unbound00:13:250
3219221997062,6cyclictest3238132-21kworker/u4:0+events_unbound20:45:221
3219221996960,6cyclictest3380682-21kworker/u4:1+events_unbound23:46:481
3219220996956,11cyclictest3321185-21kworker/u4:7+events_unbound22:35:420
3219220996955,10cyclictest37-21kcompactd021:55:310
3219221996761,4cyclictest3269398-21kworker/u4:2+events_unbound22:05:371
3219221996659,5cyclictest3217964-21kworker/u4:6+events_unbound19:10:011
3219221996657,6cyclictest3244436-21kworker/u4:4+events_unbound21:00:251
3219220996658,6cyclictest3308125-21kworker/u4:3+events_unbound22:50:450
3219220996456,6cyclictest3316823-21kworker/u4:5+events_unbound22:40:420
3219221996356,5cyclictest3308129-21kworker/u4:8+events_unbound22:20:411
3219220996354,6cyclictest3230533-21kworker/u4:14+events_unbound19:55:020
3219220996349,12cyclictest0-21swapper/023:00:120
3219221996254,5cyclictest3340414-21df_abs22:55:181
3219221996253,7cyclictest3312478-21kworker/u4:0+events_unbound23:35:551
3219221996253,7cyclictest3312478-21kworker/u4:0+events_unbound23:35:541
3219221996246,6cyclictest3265009-21kworker/u4:3+events_unbound21:35:331
3219220996252,7cyclictest3252417-21kworker/u4:0+events_unbound21:20:270
3219221996151,7cyclictest3233072-21kworker/u4:11+events_unbound20:05:131
3219220996154,5cyclictest3234330-21kworker/u4:7+events_unbound20:10:020
3219220996153,6cyclictest3220432-21kworker/u4:8+events_unbound19:15:000
3219221995952,5cyclictest3344512-21ssh23:00:141
3219221995949,7cyclictest314-21systemd-journal22:40:421
3219220995849,5cyclictest3269399-21kworker/u4:4+events_unbound21:39:420
3219220995744,9cyclictest37-21kcompactd022:25:150
3219221995647,7cyclictest388-21dbus-daemon23:20:501
3219221995640,12cyclictest3322894-21cut22:35:001
3219220995648,5cyclictest3254111-21date21:15:020
3219221995546,6cyclictest3278137-21kworker/u4:5+events_unbound21:45:341
3219221995449,3cyclictest3220432-21kworker/u4:8+events_unbound19:35:061
3219221995446,6cyclictest3231991-21systemd20:00:111
3219221995446,5cyclictest3288570-21latency_hist21:55:011
3219221995445,7cyclictest3332942-21unixbench_singl22:45:421
3219221995445,6cyclictest3249604-21diskmemload00:15:281
3219220995444,6cyclictest3280342-21aten_r7power_vo21:45:180
3219221995346,5cyclictest626-21munin-node23:05:291
3219221995343,7cyclictest3235584-21kworker/u4:3+events_unbound20:40:201
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional