You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-24 - 14:27
OSADL QA Farm

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of system in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next 		  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2.osadl.org (updated Fri Jul 24, 2026 12:44:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)		T*(,W**)
latency
(µs)		CmdPIDPrioCmd
20531619910181,7cyclictest2040552-21kworker/u4:10+events_unbound07:44:220
2053161999991,6cyclictest2241166-21kworker/u4:5+events_unbound12:10:170
2053161999384,7cyclictest2130848-21kworker/u4:1+events_unbound10:14:510
2053161999384,6cyclictest2258491-21kworker/u4:7+events_unbound12:35:280
2053161999384,6cyclictest2117501-21kworker/u4:9+events_unbound09:49:440
2053161999283,6cyclictest2091237-21kworker/u4:0+events_unbound09:29:420
2053161999282,7cyclictest2205947-21kworker/u4:4+events_unbound11:30:080
2053162999084,4cyclictest2152671-21kworker/u4:14+events_unbound10:29:541
2053161998577,5cyclictest2178994-21kworker/u4:12+events_unbound11:10:030
2053161998175,4cyclictest2062066-21kworker/u4:11+events_unbound08:54:360
2053161997559,5cyclictest2117501-21kworker/u4:9+events_unbound09:59:480
2053162997062,6cyclictest2187969-21kworker/u4:10+events_unbound11:40:101
2053162996962,5cyclictest2192454-21kworker/u4:1+events_unbound11:45:101
2053162996858,7cyclictest2201459-21kworker/u4:11+events_unbound12:30:251
2053161996839,7cyclictest2073556-21kworker/u4:1+events_unbound09:35:010
2053162996760,5cyclictest2130848-21kworker/u4:1+events_unbound10:19:541
2053161996758,7cyclictest2192456-21kworker/u4:3+events_unbound11:20:050
2053162996657,7cyclictest2099564-21kworker/u4:6+events_unbound09:44:431
2053162996649,6cyclictest2121946-21kworker/u4:3+events_unbound10:24:551
2053162996649,6cyclictest2121946-21kworker/u4:3+events_unbound10:24:551
2053161996658,6cyclictest2121948-21kworker/u4:10+events_unbound10:09:500
2053162996457,5cyclictest2192455-21kworker/u4:2+events_unbound11:25:061
2053161996455,7cyclictest53-21kswapd011:00:010
2053161996455,5cyclictest2135351-21kworker/u4:2+xprtiod10:30:140
2053162996351,4cyclictest2249494-21kworker/u4:0+events_unbound12:20:241
2053161996348,10cyclictest25650irq/23-42890000.ethernet09:50:320
2053161996340,5cyclictest2249494-21kworker/u4:0+events_unbound12:20:220
2053161996144,10cyclictest2220808-21modprobe11:45:000
2053161996136,22cyclictest2088368-21ssh09:15:000
2053162995951,6cyclictest2062066-21kworker/u4:11+events_unbound08:04:241
2053162995950,6cyclictest2053091-21kworker/u4:12+events_unbound07:59:241
2053161995937,8cyclictest2071453-21fschecks_count08:20:170
2053162995850,6cyclictest2053092-21kworker/u4:13+events_unbound07:34:191
2053162995849,7cyclictest2192455-21kworker/u4:2+events_unbound11:15:041
2053162995849,7cyclictest2192455-21kworker/u4:2+events_unbound11:15:041
2053162995849,6cyclictest2073556-21kworker/u4:1+events_unbound08:34:301
2053161995832,22cyclictest2213420-21ls11:35:400
2053162995748,6cyclictest2053088-21kworker/u4:7+events_unbound08:14:241
2053161995751,4cyclictest2254646-21kworker/u4:5+events_unbound12:25:220
2053161995747,6cyclictest191rcuc/009:40:110
2053161995743,11cyclictest25650irq/23-42890000.ethernet09:35:090
2053161995649,5cyclictest2166157-21kworker/u4:0+events_unbound10:44:580
2053161995648,6cyclictest2182444-21ssh11:00:380
2053161995648,6cyclictest2073556-21kworker/u4:1+events_unbound08:29:290
2053161995648,6cyclictest2073556-21kworker/u4:1+events_unbound08:29:290
205316199562,18cyclictest2142480-21ssh10:15:330
2053162995548,5cyclictest2248313-21sed12:15:251
205316199556,46cyclictest0-21swapper/012:00:380
2053161995545,7cyclictest53-21kswapd012:20:010
2053161995535,17cyclictest2063562-21aten2__07:50:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional