You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-01 - 06:52
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2.osadl.org (updated Sun Feb 01, 2026 00:44:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1552374998936,42cyclictest1605780-21fschecks_time21:35:190
1552376998335,10cyclictest0-21swapper/123:20:261
1552374998037,28cyclictest25550irq/23-42890000.ethernet19:10:010
1552374997860,16cyclictest1554946-21kworker/u4:6+events_unbound20:00:010
1552376997656,6cyclictest1651511-21kworker/u4:11+events_unbound22:32:331
1552376997364,7cyclictest1552311-21kworker/u4:4+events_unbound19:12:051
1552374997328,41cyclictest0-21swapper/023:40:020
1552376997154,5cyclictest1603161-21kworker/u4:4+events_unbound21:42:241
1552376997065,3cyclictest1572980-21kworker/u4:4+events_unbound21:07:171
1552376996960,7cyclictest1620974-21kworker/u4:3+events_unbound22:02:271
1552374996937,29cyclictest1562925-21aten2__19:50:200
1552374996933,31cyclictest1592367-21aten_r7power_cu21:20:150
1552376996863,3cyclictest1576774-21kworker/u4:6+events_unbound20:52:151
1552376996860,6cyclictest1647032-21kworker/u4:8+events_unbound22:47:331
1552374996834,32cyclictest1569426-21aten_r7power_en20:15:200
1552376996759,6cyclictest1720970-21kworker/u4:0+events_unbound00:07:431
1552376996759,6cyclictest1720970-21kworker/u4:0+events_unbound00:07:431
1552374996743,22cyclictest1689236-21diskmemload23:10:260
1552374996742,21cyclictest1697030-21latency_hist23:20:020
155237499673,59cyclictest1675232-21latency_hist22:55:010
1552376996658,6cyclictest1646427-21kworker/u4:2+events_unbound22:42:331
1552374996658,6cyclictest1725326-21kworker/u4:7+events_unbound00:20:580
1552374996532,30cyclictest0-21swapper/023:05:400
1552374996532,29cyclictest0-21swapper/021:30:420
155237499653,19cyclictest1641272-21ntpq22:15:320
1552374996530,33cyclictest1553918-21aten_r7power_cu19:15:160
1552374996529,33cyclictest0-21swapper/022:05:350
1552376996455,7cyclictest1682036-21kworker/u4:10+events_unbound23:02:341
1552374996431,30cyclictest0-21swapper/022:10:330
1552374996419,42cyclictest1715549-21switchtime23:40:410
1552374996419,42cyclictest1715549-21switchtime23:40:410
155237499641,60cyclictest1752388-21aten_r7power_en00:25:170
1552376996354,6cyclictest1552311-21kworker/u4:4+events_unbound19:52:101
1552376996344,5cyclictest1585975-21kworker/u4:2+events_unbound21:16:001
1552374996350,10cyclictest1552373-21cyclictest22:36:050
1552374996333,28cyclictest1739080-21latency_hist00:10:010
1552374996333,28cyclictest1739080-21latency_hist00:10:010
1552374996332,29cyclictest1577205-21fschecks_count20:45:180
1552374996331,29cyclictest0-21swapper/022:20:260
1552374996329,31cyclictest0-21swapper/022:55:290
155237499631,15cyclictest1558288-21ntpq19:30:290
155237499631,12cyclictest1584363-21ntpq21:10:360
1552374996231,29cyclictest1562723-21apt-key19:50:010
1552374996229,30cyclictest0-21swapper/023:50:360
1552374996228,29cyclictest0-21swapper/022:40:320
155237499622,7cyclictest1571258-21ntpq20:20:290
155237499622,7cyclictest1571258-21ntpq20:20:280
155237499622,16cyclictest1619321-21ntpq21:50:300
1552374996221,38cyclictest0-21swapper/000:00:360
155237499621,15cyclictest1649929-21ntpq22:25:280
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional