You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-30 - 17:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2.osadl.org (updated Mon Mar 30, 2026 12:44:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1928758999072,8cyclictest1980041-21kworker/u4:11+events_unbound09:35:290
1928758998981,6cyclictest2117005-21kworker/u4:2+events_unbound12:15:570
1928758998980,6cyclictest2134463-21kworker/u4:13+events_unbound12:30:590
1928758998778,6cyclictest2103385-21kworker/u4:5+events_unbound11:55:530
1928761998574,8cyclictest1956823-21kworker/u4:18+events_unbound09:15:281
1928761998574,8cyclictest1956823-21kworker/u4:18+events_unbound09:15:271
1928758998475,7cyclictest2015131-21kworker/u4:0+events_unbound10:35:370
1928758998364,6cyclictest1926252-21kworker/u4:10+events_unbound07:50:000
1928758998174,5cyclictest2023431-21kworker/u4:8+events_unbound10:50:440
1928758997969,7cyclictest2019619-21kworker/u4:6+events_unbound10:20:340
192876199784,62cyclictest2053465-21ssh10:55:361
1928761997767,6cyclictest1940211-21kworker/u4:7+events_unbound07:55:011
1928758997466,6cyclictest1966384-21kworker/u4:2+events_unbound09:20:010
1928758997466,6cyclictest1966384-21kworker/u4:2+events_unbound09:20:010
1928758997365,6cyclictest1951714-21kworker/u4:10+events_unbound08:59:590
1928761997262,8cyclictest1970956-21kworker/u4:5+events_unbound09:25:271
1928761997163,6cyclictest2059218-21kworker/u4:5+events_unbound11:10:461
1928758997055,12cyclictest53-21kswapd011:45:070
1928761996955,6cyclictest2006259-21kworker/u4:2+events_unbound10:15:321
1928758996960,7cyclictest2072669-21kworker/u4:8+events_unbound11:20:490
1928758996957,5cyclictest2068159-21kworker/u4:1+events_unbound11:25:470
1928761996853,6cyclictest2103385-21kworker/u4:5+events_unbound12:00:561
1928758996760,5cyclictest2063691-21kworker/u4:7+events_unbound11:41:270
1928758996658,6cyclictest2077169-21kworker/u4:11+events_unbound11:35:500
1928758996638,8cyclictest1970958-21kworker/u4:7+events_unbound09:30:290
1928761996556,6cyclictest2072667-21kworker/u4:3+events_unbound11:30:481
1928758996558,5cyclictest1989078-21kworker/u4:19+events_unbound10:00:320
1928758996558,5cyclictest1926249-21kworker/u4:5+events_unbound07:10:020
1928758996441,21cyclictest2061844-21gltestperf11:05:210
1928758996348,5cyclictest1945325-21kworker/u4:12+events_unbound08:40:010
1928758996153,6cyclictest1953475-21fschecks_count08:45:190
1928758996052,6cyclictest1931270-21kworker/u4:17+events_unbound07:20:000
192875899605,21cyclictest1960712-21ssh09:10:350
1928761995951,6cyclictest1989079-21kworker/u4:20+events_unbound09:50:321
1928761995949,7cyclictest1941484-21kworker/u4:2+events_unbound08:00:091
1928758995951,6cyclictest1995158-21munin-plugin-st09:50:010
1928758995939,12cyclictest0-21swapper/012:05:260
1928761995849,7cyclictest1989077-21kworker/u4:18+events_unbound10:05:331
1928761995841,13cyclictest0-21swapper/110:40:111
1928758995849,6cyclictest2101884-21diskmemload11:50:310
1928758995847,8cyclictest53-21kswapd012:25:010
1928761995750,4cyclictest0-21swapper/111:15:281
1928758995751,4cyclictest0-21swapper/011:15:320
1928758995543,8cyclictest1987391-21diskmemload09:40:280
1928758995536,12cyclictest0-21swapper/007:15:010
1928761995446,6cyclictest1931270-21kworker/u4:17+events_unbound07:20:021
1928761995446,5cyclictest1945324-21kworker/u4:6+events_unbound08:50:241
1928758995446,6cyclictest1953014-21kworker/u4:14+events_unbound09:25:040
1928758995429,18cyclictest0-21swapper/010:05:160
1928761995346,5cyclictest2092026-21sendmail11:40:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional