You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2.osadl.org (updated Fri May 02, 2025 00:44:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
59198997932,17cyclictest54-21kswapd000:35:080
59198997056,7cyclictest54-21kswapd022:00:120
59198996352,9cyclictest54-21kswapd000:20:210
59200996252,7cyclictest0-21swapper/100:05:301
59198996249,6cyclictest49335-21kworker/u4:6+events_unbound19:50:000
59198996136,20cyclictest54-21kswapd022:10:110
59200996052,6cyclictest59195-21cyclictest22:25:101
59200996052,6cyclictest59195-21cyclictest22:25:091
59200996052,5cyclictest0-21swapper/121:20:351
59200996052,5cyclictest0-21swapper/121:20:351
59198996050,6cyclictest89605-21diskmemload21:30:400
59200995946,6cyclictest175168-21kworker/u4:4+events_unbound23:02:591
59198995943,6cyclictest127634-21kworker/u4:6+events_unbound21:58:590
59200995748,7cyclictest61177-21ntpq19:15:291
59200995638,13cyclictest54-21kswapd022:00:091
59198995643,4cyclictest139624-21kworker/u4:1+events_unbound22:31:100
59198995547,6cyclictest190002-21/usr/sbin/munin23:15:440
59198995547,5cyclictest75667-21kworker/u4:3+events_unbound20:55:000
59200995445,6cyclictest0-21swapper/123:35:351
59200995442,9cyclictest54-21kswapd000:35:101
59198995446,5cyclictest0-21swapper/023:35:390
59198995423,17cyclictest171rcu_preempt23:48:320
59200995348,3cyclictest271ktimers/121:26:591
59198995346,5cyclictest237047-21kworker/u4:12+events_unbound00:29:590
59198995338,6cyclictest171208-21kworker/u4:1+events_unbound22:53:110
59200995244,6cyclictest242602-21gltestperf00:25:211
59200995242,7cyclictest0-21swapper/122:35:141
59198995246,4cyclictest182494-21kworker/u4:9+events_unbound23:07:100
59198995245,5cyclictest107942-21kworker/u4:12+events_unbound21:43:590
59198995244,6cyclictest121527-21latency_hist21:50:000
59200995118,18cyclictest0-21swapper/122:15:341
59198995142,7cyclictest161852-21/usr/sbin/munin22:40:220
59198995140,5cyclictest74411-21kworker/u4:0+events_unbound20:58:590
59200995038,8cyclictest67145-21sed19:40:241
59200995017,18cyclictest0-21swapper/123:15:291
59200995016,21cyclictest0-21swapper/122:45:011
59198995043,5cyclictest49335-21kworker/u4:6+events_unbound21:10:580
59198995043,5cyclictest49335-21kworker/u4:6+events_unbound19:35:590
59198995042,5cyclictest68014-21kworker/u4:9+events_unbound20:02:590
59198995031,17cyclictest184935-21aten_r7power_vo23:10:180
59198995031,17cyclictest184935-21aten_r7power_vo23:10:180
59200994941,6cyclictest66504-21threads19:35:361
59200994941,6cyclictest212571-21gltestperf23:45:261
59200994939,7cyclictest0-21swapper/100:15:141
59200994939,7cyclictest0-21swapper/100:15:141
59200994937,7cyclictest208323-21aten2__23:40:171
59200994935,6cyclictest65475-21kworker/u4:5+events_unbound20:14:591
5919899495,14cyclictest151ktimers/000:35:010
59198994942,5cyclictest78218-21kworker/u4:13+events_unbound21:00:020
59198994942,5cyclictest179092-21kworker/u4:6+events_unbound23:04:100
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional