You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-15 - 23:28

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot2s.osadl.org (updated Mon Sep 15, 2025 12:48:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
379467299287105,90cyclictest151ktimers/012:25:350
379467299282196,56cyclictest171rcu_preempt12:04:470
379467299282196,56cyclictest171rcu_preempt12:04:460
379467299280208,59cyclictest0-21swapper/012:32:490
379467299280208,59cyclictest0-21swapper/012:32:480
379467299277191,54cyclictest3807846-21ps08:26:550
379467299277183,62cyclictest3829501-21latency_hist10:20:030
379467299277183,62cyclictest3829501-21latency_hist10:20:030
379467299276189,56cyclictest3809566-21find08:36:560
379467299276185,60cyclictest171rcu_preempt08:56:250
379467299276184,61cyclictest171rcu_preempt09:51:030
379467299274166,70cyclictest14-21ksoftirqd/009:40:360
379467299273184,59cyclictest3839335-21collect211:06:100
379467299269173,49cyclictest3817980-21kworker/u9:12+xprtiod09:26:460
379467299269173,49cyclictest3817980-21kworker/u9:12+xprtiod09:26:460
379467299269150,65cyclictest3830335-21timerwakeupswit10:22:030
379467299269150,65cyclictest3830335-21timerwakeupswit10:22:030
379467299268197,54cyclictest0-21swapper/011:16:360
379467299268182,61cyclictest3842771-21/usr/sbin/munin11:22:010
379467299267191,63cyclictest717-21lldpd12:18:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional