You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-02 - 19:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot2s.osadl.org (updated Tue Jun 02, 2026 12:48:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
94053099289160,112cyclictest0-21swapper/007:25:530
94053099281155,110cyclictest0-21swapper/011:21:590
94053099281155,110cyclictest0-21swapper/011:21:590
9405309928078,107cyclictest945230-21/usr/sbin/munin07:36:480
9405309928078,107cyclictest945230-21/usr/sbin/munin07:36:480
94053099278172,93cyclictest354-21ntpd11:32:040
94053099278172,93cyclictest354-21ntpd11:32:030
94053099276161,101cyclictest960766-21/usr/sbin/munin09:11:130
94053099276161,101cyclictest960766-21/usr/sbin/munin09:11:130
94053099271164,50cyclictest171rcu_preempt12:22:200
94053099271164,50cyclictest171rcu_preempt12:22:190
94053099271162,90cyclictest0-21swapper/010:06:590
94053099271162,90cyclictest0-21swapper/010:06:590
94053099268169,86cyclictest0-21swapper/010:21:310
94053099268169,86cyclictest0-21swapper/010:21:300
94053099268168,88cyclictest0-21swapper/010:15:130
94053099268168,88cyclictest0-21swapper/010:15:130
94053099268137,115cyclictest0-21swapper/011:36:150
94053099268137,115cyclictest0-21swapper/011:36:150
94053099266141,108cyclictest0-21swapper/009:01:230
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional