You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-05 - 01:13

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot2s.osadl.org (updated Sun May 04, 2025 12:48:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
396862799313203,75cyclictest3989354-21kworker/u9:9+rpciod09:25:550
396862799313203,75cyclictest3989354-21kworker/u9:9+rpciod09:25:540
396862799293186,70cyclictest4007006-21sh10:40:010
396862799293186,70cyclictest4007006-21sh10:40:000
396862799291186,69cyclictest4014447-21/usr/sbin/munin11:17:070
396862799291166,80cyclictest4011572-21/usr/sbin/munin11:00:550
396862799289190,66cyclictest14-21ksoftirqd/011:36:260
396862799289190,66cyclictest14-21ksoftirqd/011:36:250
396862799286175,73cyclictest3954677-21kworker/u9:11+xprtiod08:56:490
396862799286175,73cyclictest3954677-21kworker/u9:11+xprtiod08:56:490
396862799284167,65cyclictest4030181-21/usr/sbin/munin12:31:550
396862799284167,65cyclictest4030181-21/usr/sbin/munin12:31:550
396862799282184,57cyclictest3995373-21sendmail_mailtr09:42:050
396862799282184,57cyclictest3995373-21sendmail_mailtr09:42:040
396862799282169,76cyclictest3951733-21kworker/u9:1+rpciod07:25:040
396862799282169,76cyclictest3951733-21kworker/u9:1+rpciod07:25:040
396862799280168,64cyclictest3975869-21kworker/u9:3+rpciod08:05:060
396862799280168,64cyclictest3975869-21kworker/u9:3+rpciod08:05:060
396862799280161,64cyclictest171rcu_preempt09:30:180
396862799280161,64cyclictest171rcu_preempt09:30:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional