You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-01 - 08:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2s.osadl.org (updated Tue Jul 01, 2025 00:48:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
252353399282166,76cyclictest0-21swapper/020:11:500
252353399279177,71cyclictest171rcu_preempt20:15:540
252353399278166,79cyclictest0-21swapper/000:26:350
252353399278166,79cyclictest0-21swapper/000:26:350
252353399276189,70cyclictest0-21swapper/019:16:270
252353399276189,70cyclictest0-21swapper/019:16:270
252353399276174,68cyclictest171rcu_preempt22:11:240
252353399276174,68cyclictest171rcu_preempt22:11:230
252353399273145,94cyclictest2523532-21cyclictest23:35:060
252353399272167,69cyclictest171rcu_preempt20:53:530
252353399272167,69cyclictest171rcu_preempt20:53:530
252353399271165,81cyclictest0-21swapper/023:06:170
25235339927095,109cyclictest2558839-21apt22:20:350
25235339927095,109cyclictest2558839-21apt22:20:350
252353399270179,63cyclictest171rcu_preempt23:27:220
252353399269169,65cyclictest171rcu_preempt23:55:200
252353399269169,65cyclictest171rcu_preempt23:55:200
252353399269169,63cyclictest171rcu_preempt00:06:240
252353399269169,63cyclictest171rcu_preempt00:06:240
252353399269163,66cyclictest2554180-21kworker/u9:0+rpciod22:00:570
252353399269163,66cyclictest2554180-21kworker/u9:0+rpciod22:00:570
252353399268166,70cyclictest171rcu_preempt22:30:300
252353399268166,70cyclictest171rcu_preempt22:30:300
252353399268160,84cyclictest2523805-21diskstats19:10:390
252353399268160,84cyclictest2523805-21diskstats19:10:380
252353399267173,63cyclictest171rcu_preempt22:42:070
252353399267169,64cyclictest171rcu_preempt21:05:010
252353399266166,67cyclictest171rcu_preempt21:36:590
252353399265167,67cyclictest171rcu_preempt21:18:120
252353399265156,83cyclictest0-21swapper/019:51:030
252353399265156,83cyclictest0-21swapper/019:51:030
252353399264175,62cyclictest171rcu_preempt23:36:160
252353399264175,62cyclictest171rcu_preempt23:36:160
252353399264173,61cyclictest171rcu_preempt21:05:360
252353399264173,61cyclictest171rcu_preempt21:05:360
252353399264162,69cyclictest0-21swapper/021:11:070
252353399263166,65cyclictest171rcu_preempt22:06:580
252353399263166,65cyclictest171rcu_preempt22:06:570
252353399263166,63cyclictest171rcu_preempt20:45:060
252353399263162,67cyclictest171rcu_preempt00:35:190
252353399263162,67cyclictest171rcu_preempt00:35:180
252353399263160,69cyclictest2577474-21cat23:46:330
252353399263160,69cyclictest2577474-21cat23:46:330
252353399262167,65cyclictest171rcu_preempt21:41:340
252353399262167,64cyclictest171rcu_preempt23:51:160
252353399262167,64cyclictest171rcu_preempt23:51:160
252353399262165,83cyclictest2529803-21/usr/sbin/munin19:46:080
252353399262165,83cyclictest2529803-21/usr/sbin/munin19:46:080
252353399262164,63cyclictest171rcu_preempt00:20:310
252353399262164,63cyclictest171rcu_preempt00:20:310
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional