You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-30 - 00:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2s.osadl.org (updated Fri Aug 29, 2025 12:48:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
160403299306195,73cyclictest1639239-21rm10:20:340
160403299301133,105cyclictest0-21swapper/011:39:170
160403299301133,105cyclictest0-21swapper/011:39:160
160403299278166,78cyclictest1651848-21ssh11:20:570
160403299278166,78cyclictest1651848-21ssh11:20:570
160403299277117,101cyclictest0-21swapper/009:43:340
160403299275165,97cyclictest1619559-21ntp_kernel_err08:41:100
160403299273109,120cyclictest1627368-21kworker/u9:2+rpciod09:36:370
160403299273109,120cyclictest1627368-21kworker/u9:2+rpciod09:36:370
160403299270127,91cyclictest1657650-21kworker/u9:1+rpciod12:04:170
160403299270127,91cyclictest1657650-21kworker/u9:1+rpciod12:04:170
160403299268102,115cyclictest1638337-21ssh10:16:050
160403299268102,115cyclictest1638337-21ssh10:16:050
160403299267121,87cyclictest1640755-21timerandwakeup10:27:110
160403299265127,86cyclictest0-21swapper/007:16:490
160403299265127,86cyclictest0-21swapper/007:16:490
160403299264179,51cyclictest171rcu_preempt10:41:400
160403299264179,51cyclictest171rcu_preempt10:41:400
160403299264163,66cyclictest0-21swapper/008:45:390
160403299264163,66cyclictest0-21swapper/008:45:380
160403299263138,108cyclictest0-21swapper/009:46:460
160403299263129,102cyclictest1628315-21uptime09:27:130
160403299263129,102cyclictest1628315-21uptime09:27:120
160403299263115,132cyclictest9150irq/87-eth%d08:55:270
160403299263115,132cyclictest9150irq/87-eth%d08:55:260
160403299263112,97cyclictest1611591-21munin-run07:55:020
160403299263112,97cyclictest1611591-21munin-run07:55:020
160403299262148,100cyclictest1604031-21cyclictest11:31:050
160403299262142,71cyclictest1610407-21ntpq07:46:420
160403299262142,71cyclictest1610407-21ntpq07:46:420
160403299261152,88cyclictest1661356-21kworker/u10:1-rpciod12:26:170
160403299261152,88cyclictest1661356-21kworker/u10:1-rpciod12:26:170
160403299260182,65cyclictest1662729-21timerwakeupswit12:12:110
160403299260182,65cyclictest1662729-21timerwakeupswit12:12:100
160403299260174,73cyclictest1667773-21ssh12:36:560
160403299260174,73cyclictest1667773-21ssh12:36:560
160403299260142,71cyclictest0-21swapper/008:11:490
160403299260107,104cyclictest1649321-21munin-run11:10:010
160403299260107,104cyclictest1649321-21munin-run11:10:010
160403299260104,106cyclictest0-21swapper/009:08:090
160403299260104,106cyclictest0-21swapper/009:08:090
160403299260103,119cyclictest1659632-21kworker/u9:0+rpciod12:05:330
16040329925997,113cyclictest1645607-21ntpq10:51:180
16040329925997,113cyclictest1645607-21ntpq10:51:170
160403299259140,77cyclictest1663945-21kworker/u10:7-rpciod12:20:080
160403299259122,86cyclictest9150irq/87-eth%d07:56:410
160403299259122,86cyclictest9150irq/87-eth%d07:56:410
160403299258160,65cyclictest171rcu_preempt08:08:330
160403299258160,65cyclictest171rcu_preempt08:08:330
160403299258121,106cyclictest171rcu_preempt08:36:580
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional