You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-06 - 08:06

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2s.osadl.org (updated Tue Aug 25, 2026 00:49:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
337810599292206,50cyclictest3413000-21kworker/u9:7+rpciod22:25:050
337810599292206,50cyclictest3413000-21kworker/u9:7+rpciod22:25:050
337810599292155,92cyclictest3410669-21ssh22:07:050
337810599292155,92cyclictest3410669-21ssh22:07:050
337810599290194,64cyclictest14-21ksoftirqd/000:10:100
337810599290194,64cyclictest14-21ksoftirqd/000:10:100
337810599289171,59cyclictest3400538-21rm21:20:230
337810599286170,56cyclictest171rcu_preempt21:40:340
337810599286170,56cyclictest171rcu_preempt21:40:340
337810599284183,66cyclictest14-21ksoftirqd/019:50:580
337810599283180,53cyclictest171rcu_preempt19:10:420
337810599283180,53cyclictest171rcu_preempt19:10:420
337810599282181,55cyclictest14-21ksoftirqd/019:40:140
337810599279206,59cyclictest3404052-21kworker/u9:0+xprtiod21:50:390
337810599279206,59cyclictest3404052-21kworker/u9:0+xprtiod21:50:390
337810599279173,56cyclictest3415668-21collect222:31:000
337810599279173,56cyclictest3415668-21collect222:31:000
337810599279172,54cyclictest3401849-21ssh21:26:140
337810599279160,102cyclictest0-21swapper/023:21:110
337810599279150,85cyclictest14-21ksoftirqd/023:45:130
337810599278145,114cyclictest0-21swapper/023:15:350
337810599278145,114cyclictest0-21swapper/023:15:350
337810599277171,56cyclictest3439579-21ntpq00:31:360
337810599276189,50cyclictest14-21ksoftirqd/020:06:430
337810599276189,50cyclictest14-21ksoftirqd/020:06:430
337810599276171,55cyclictest3405556-21kworker/u9:4+xprtiod22:02:050
337810599276168,58cyclictest3433532-21/usr/sbin/munin00:00:310
337810599276161,59cyclictest171rcu_preempt21:10:240
337810599276161,59cyclictest171rcu_preempt21:10:230
337810599275179,54cyclictest14-21ksoftirqd/022:40:130
337810599275179,54cyclictest14-21ksoftirqd/022:40:130
337810599274155,57cyclictest171rcu_preempt00:20:250
337810599274155,57cyclictest171rcu_preempt00:20:250
337810599273163,57cyclictest171rcu_preempt21:15:220
337810599273163,57cyclictest171rcu_preempt21:15:210
337810599272179,51cyclictest14-21ksoftirqd/023:58:160
337810599272179,51cyclictest14-21ksoftirqd/023:58:160
337810599272174,52cyclictest3430303-21ssh23:40:060
337810599272174,52cyclictest3430303-21ssh23:40:060
337810599272166,73cyclictest3411862-21rm22:12:250
337810599272166,73cyclictest3411862-21rm22:12:240
337810599272158,61cyclictest171rcu_preempt22:40:000
337810599272158,61cyclictest171rcu_preempt22:40:000
337810599271170,56cyclictest171rcu_preempt20:25:580
337810599271170,56cyclictest171rcu_preempt20:25:580
337810599271138,86cyclictest3403035-21ssh21:32:000
337810599271138,86cyclictest3403035-21ssh21:31:590
337810599269162,60cyclictest3422370-21sendmail_mailtr23:02:110
337810599269158,68cyclictest3436653-21ssh00:15:480
337810599269158,68cyclictest3436653-21ssh00:15:480
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional