You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-18 - 03:02

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack7slot3s.osadl.org (updated Thu Sep 18, 2025 00:43:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
44292940,2sleep30-21swapper/321:52:583
26322910,3sleep337-21rcuc/322:32:033
27026999027,6cyclictest7950irq/56-dwc_otg_00:40:020
2702699885,39cyclictest0-21swapper/019:15:170
2702699881,58cyclictest0-21swapper/021:10:110
27026998610,32cyclictest4616-21latency_hist21:10:030
292752850,2sleep10-21swapper/121:41:001
2702699846,15cyclictest0-21swapper/023:30:140
2702699842,30cyclictest0-21swapper/000:20:200
273132830,4sleep027315-21fschecks_count19:10:200
27026998021,6cyclictest30942-21fschecks_count19:20:200
2702699801,42cyclictest0-21swapper/022:38:480
291002780,6sleep337-21rcuc/323:05:323
291002780,6sleep337-21rcuc/323:05:323
229112750,2sleep20-21swapper/222:58:392
2702699747,51cyclictest0-21swapper/022:55:180
27027997113,12cyclictest0-21swapper/121:35:161
111042710,5sleep02702699cyclictest23:25:220
2702699705,48cyclictest0-21swapper/020:30:290
2702699701,59cyclictest20713-21missed_timers20:20:230
318972690,2sleep10-21swapper/122:28:261
27028996614,10cyclictest8050irq/56-dwc_otg_23:55:152
2702799662,17cyclictest7850irq/56-dwc_otg21:30:161
2702699661,48cyclictest31345-21grep23:50:320
2702699652,47cyclictest0-21swapper/022:08:220
27026996510,51cyclictest0-21swapper/023:00:270
2702699643,58cyclictest101ktimersoftd/022:30:170
2702699642,48cyclictest0-21swapper/000:30:270
2702699641,51cyclictest20115-21aten_rbpower_cu21:30:180
2702699632,48cyclictest0-21swapper/021:53:580
2702899623,25cyclictest0-21swapper/222:00:132
2702699611,45cyclictest19889-21sort20:20:030
27026996111,25cyclictest0-21swapper/021:25:170
2702799609,18cyclictest8050irq/56-dwc_otg_20:50:201
2702699601,47cyclictest500-21rs:main0
2702699601,43cyclictest12091-21grep19:55:290
27026995915,37cyclictest101ktimersoftd/022:50:140
2702699582,45cyclictest0-21swapper/000:00:400
2702699582,43cyclictest0-21swapper/021:45:260
2702699582,40cyclictest0-21swapper/019:50:030
2702699581,46cyclictest0-21swapper/019:26:320
27026995730,13cyclictest8050irq/56-dwc_otg_21:40:260
2702699572,43cyclictest0-21swapper/019:40:160
2702699572,33cyclictest31405-21fschecks_time20:50:240
2702699561,44cyclictest28120-21ntp_kernel_pll_20:40:240
2702699561,44cyclictest28120-21ntp_kernel_pll_20:40:240
2702699561,42cyclictest0-21swapper/020:55:210
2702699561,39cyclictest4449-21ssh23:15:460
242702560,1sleep30-21swapper/323:42:003
27029995514,26cyclictest0-21swapper/322:35:173
2702799557,16cyclictest0-21swapper/123:05:171
2702799557,16cyclictest0-21swapper/123:05:171
2702699559,25cyclictest1111-21runrttasks22:46:360
2702699552,40cyclictest26555-21unixbench_singl22:20:340
2702699552,39cyclictest4764-21latency_hist00:00:020
2702699552,39cyclictest0-21swapper/023:40:240
2702699551,38cyclictest0-21swapper/021:22:370
2702699551,28cyclictest0-21swapper/020:05:170
2702799544,7cyclictest7950irq/56-dwc_otg_22:00:151
2702699541,38cyclictest0-21swapper/020:35:270
224732540,1sleep00-21swapper/020:25:230
27028995318,9cyclictest0-21swapper/221:35:162
27026995325,3cyclictest0-21swapper/023:45:300
2702699532,12cyclictest0-21swapper/020:15:020
2702699531,26cyclictest0-21swapper/000:25:240
42592520,4sleep3381ktimersoftd/323:15:313
2702999526,27cyclictest0-21swapper/319:10:163
2702799526,6cyclictest0-21swapper/122:40:151
27027995213,25cyclictest0-21swapper/100:25:161
2702699527,25cyclictest0-21swapper/000:15:230
27026995232,11cyclictest7950irq/56-dwc_otg_22:05:020
2702699521,43cyclictest0-21swapper/023:20:140
2702699521,42cyclictest0-21swapper/021:19:380
2702699521,41cyclictest0-21swapper/022:40:220
27026995137,5cyclictest17495-21/usr/sbin/munin22:10:260
27026995127,16cyclictest0-21swapper/019:38:140
2702699512,39cyclictest2732-21latency_hist23:15:020
2702699512,38cyclictest0-21swapper/000:06:360
2702699511,47cyclictest0-21swapper/019:30:300
2702699511,38cyclictest29287-21aten_rbpower_vo22:25:170
27027995024,22cyclictest23973-21ssh23:00:181
27027995011,18cyclictest8050irq/56-dwc_otg_21:15:281
2702699504,33cyclictest0-21swapper/020:00:120
27026995034,5cyclictest7850irq/56-dwc_otg22:15:270
2702699501,39cyclictest11459-21tr00:10:190
2702699501,39cyclictest11459-21tr00:10:190
2702799498,26cyclictest0-21swapper/120:25:161
2702699491,4cyclictest0-21swapper/023:35:210
2702699491,4cyclictest0-21swapper/023:35:210
2702699491,40cyclictest0-21swapper/021:36:560
2702799489,21cyclictest14359-21/usr/sbin/munin22:05:261
27026994832,4cyclictest7950irq/56-dwc_otg_20:45:250
2702999477,23cyclictest0-21swapper/321:55:133
2702999476,24cyclictest14485-21sh23:30:143
2702899471,6cyclictest31451-21ls21:45:032
2702799477,26cyclictest0-21swapper/120:15:171
27027994727,4cyclictest8050irq/56-dwc_otg_00:20:341
2702799465,21cyclictest16263-21aten_rbpower_vo22:50:171
27027994628,4cyclictest7850irq/56-dwc_otg19:55:201
27027994610,12cyclictest0-21swapper/123:55:161
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional