You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-28 - 22:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rack7slot3s.osadl.org (updated Tue Apr 28, 2026 15:36:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
787923150,2sleep30-21swapper/323:46:203
787923150,2sleep30-21swapper/323:46:203
8522996944,8cyclictest22770-21gfx-x1100:28:580
852299635,35cyclictest0-21swapper/000:36:070
852299597,32cyclictest23449-21fschecks_count00:31:070
852299581,34cyclictest14118-21wget00:06:010
852299539,23cyclictest0-21swapper/000:46:020
80152533,17sleep00-21swapper/023:47:440
80152533,17sleep00-21swapper/023:47:440
8522995228,5cyclictest7950irq/56-dwc_otg_23:56:140
852299512,27cyclictest0-21swapper/000:15:500
852299501,6cyclictest9696-21unixbench_singl23:51:170
8522994927,4cyclictest7850irq/56-dwc_otg_00:41:050
8522994919,15cyclictest12215-21/usr/sbin/munin00:01:090
8523994815,6cyclictest7850irq/56-dwc_otg_00:26:181
852599477,25cyclictest0-21swapper/300:41:023
852599467,25cyclictest0-21swapper/300:06:003
8522994622,4cyclictest7850irq/56-dwc_otg_00:21:070
8522994519,5cyclictest30667-21grep00:51:040
852599437,24cyclictest0-21swapper/300:01:013
8523994220,4cyclictest10519-21aten_rbpower_vo23:56:031
852599417,22cyclictest0-21swapper/300:31:043
852399404,8cyclictest7950irq/56-dwc_otg_00:10:511
852299404,19cyclictest19396-21latency_hist00:20:510
176912400,3sleep317694-21aten_rbpower_en00:16:013
852599387,25cyclictest0-21swapper/300:51:033
852599383,22cyclictest0-21swapper/300:26:003
852499383,16cyclictest7850irq/56-dwc_otg_00:26:122
8524993713,5cyclictest0-21swapper/200:06:012
852399353,10cyclictest0-21swapper/100:01:001
8523993510,7cyclictest21027-20Xorg00:31:101
852499344,22cyclictest10779-21ls23:56:062
852399341,6cyclictest15923-21wget00:11:011
852599335,6cyclictest7850irq/56-dwc_otg_23:51:133
852599333,14cyclictest7950irq/56-dwc_otg_23:56:093
852499337,19cyclictest21027-20Xorg00:32:162
852499337,10cyclictest0-21swapper/223:55:302
852399331,25cyclictest19645-21cpuspeed00:21:011
852499325,4cyclictest17980-21fschecks_time00:16:052
852399321,24cyclictest31126-21ls00:51:111
852399321,21cyclictest18514-21switchtime00:16:131
852599314,7cyclictest7850irq/56-dwc_otg_00:21:143
8525993112,9cyclictest0-21swapper/300:36:003
852499318,5cyclictest7850irq/56-dwc_otg_00:10:582
852499315,4cyclictest25384-21uniq00:36:062
852399315,4cyclictest7850irq/56-dwc_otg_00:41:101
852399313,18cyclictest25147-21tr00:36:031
852499307,6cyclictest7850irq/56-dwc_otg_00:01:082
852499303,12cyclictest0-21swapper/200:23:032
852499301,8cyclictest26935-21/usr/sbin/munin00:41:032
852499301,22cyclictest0-21swapper/200:51:072
852399303,17cyclictest29338-21cat00:46:081
852499291,20cyclictest0-21swapper/200:46:032
79092292,14sleep10-21swapper/123:46:231
79092292,14sleep10-21swapper/123:46:231
852599283,16cyclictest7850irq/56-dwc_otg_00:46:003
852399284,4cyclictest7750irq/56-dwc_otg23:51:141
852599272,5cyclictest0-21swapper/300:11:013
79752254,14sleep20-21swapper/223:47:132
79752254,14sleep20-21swapper/223:47:132
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional