You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-03 - 08:29

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot3s.osadl.org (updated Mon Nov 03, 2025 00:43:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2111221730,6sleep11396999cyclictest23:10:511
321912890,2sleep10-21swapper/122:43:091
113752880,3sleep10-21swapper/100:25:441
113752880,3sleep10-21swapper/100:25:441
112882880,9sleep2301ktimersoftd/221:34:462
225322800,11sleep38050irq/56-dwc_otg_23:55:423
285072780,3sleep11396999cyclictest21:55:551
280552770,2sleep21397099cyclictest00:02:262
173952770,1sleep00-21swapper/021:41:200
175812700,2sleep00-21swapper/019:20:270
183782680,5sleep31397199cyclictest21:43:213
3832670,2sleep10-21swapper/100:10:261
1397099651,36cyclictest0-21swapper/222:00:412
16002640,20sleep00-21swapper/023:27:330
171922630,2sleep10-21swapper/123:05:521
1396899639,3cyclictest0-21swapper/022:25:440
1397099621,24cyclictest0-21swapper/223:40:322
1396899623,42cyclictest11692-21unixbench_singl20:30:560
1396899621,50cyclictest3998-21unixbench_singl22:06:000
13968996145,5cyclictest8050irq/56-dwc_otg_00:01:000
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional