You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-04 - 08:28

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack7slot4s.osadl.org (updated Sat Jul 04, 2026 00:45:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1971199603,16cyclictest131rcu_preempt21:50:122
1971199573,33cyclictest20441-21ssh00:00:132
1971199573,33cyclictest20441-21ssh00:00:132
1971199552,35cyclictest4236-21ssh21:45:112
1970199491,44cyclictest930-21snmpd23:25:101
1971199465,7cyclictest131rcu_preempt22:00:132
1970199462,34cyclictest592-21ssh21:25:131
1971199431,31cyclictest6033-21ssh21:10:142
1971199431,31cyclictest27-21ksoftirqd/222:30:112
19720994214,16cyclictest0-21swapper/321:40:123
19711994129,5cyclictest27346irq/40-dwc2_hso21:15:122
1971199404,21cyclictest6050-21ssh00:10:122
19711994017,12cyclictest27-21ksoftirqd/221:30:122
1971199391,29cyclictest15092-21ssh22:45:122
1972099385,19cyclictest35966irq/58-eth000:25:143
1971199361,15cyclictest5615-21diskmemload00:15:132
19720993523,6cyclictest0-21swapper/323:25:123
1971199352,24cyclictest16774-21ssh22:10:132
19720993420,12cyclictest0-21swapper/321:50:113
1971199341,24cyclictest7959-21ssh23:35:112
1970199331,25cyclictest11405-21ssh22:25:121
1970099333,9cyclictest12-21ksoftirqd/021:00:130
1972099324,23cyclictest35966irq/58-eth023:50:133
1971199321,21cyclictest24070-21ssh22:50:122
19720993121,7cyclictest0-21swapper/300:10:113
1971199313,19cyclictest19699-21cyclictest21:20:132
1970199315,19cyclictest2525-21ssh23:50:131
19701993119,4cyclictest537-21kworker/u8:221:31:141
19701993115,9cyclictest21-21ksoftirqd/100:10:221
19720993023,3cyclictest0-21swapper/320:40:123
19720993023,3cyclictest0-21swapper/320:40:123
1971199304,18cyclictest27346irq/40-dwc2_hso23:10:132
1971199304,18cyclictest27346irq/40-dwc2_hso23:10:132
19711993020,7cyclictest0-21swapper/223:00:112
19711993017,7cyclictest27-21ksoftirqd/222:15:112
19711993013,12cyclictest27-21ksoftirqd/221:35:132
1971199301,2cyclictest131rcu_preempt00:35:112
1970099304,4cyclictest12-21ksoftirqd/023:30:230
19700993015,8cyclictest19699-21cyclictest19:40:130
19720992924,3cyclictest35966irq/58-eth022:55:103
19720992924,3cyclictest0-21swapper/319:45:123
19720992923,3cyclictest0-21swapper/322:25:123
19720992919,4cyclictest0-21swapper/300:20:123
1971199293,20cyclictest0-21swapper/219:30:112
1971199293,18cyclictest27346irq/40-dwc2_hso20:30:122
1971199292,21cyclictest0-21swapper/222:55:122
1971199292,18cyclictest27346irq/40-dwc2_hso20:45:132
1971199291,19cyclictest27346irq/40-dwc2_hso19:10:132
1971199291,18cyclictest27346irq/40-dwc2_hso22:40:142
1971199291,18cyclictest27346irq/40-dwc2_hso22:40:142
19701992915,7cyclictest21-21ksoftirqd/122:20:241
19701992912,10cyclictest0-21swapper/100:18:081
1970099292,19cyclictest5615-21diskmemload23:05:120
19720992818,4cyclictest0-21swapper/320:45:143
19720992817,8cyclictest0-21swapper/323:05:123
1971199282,20cyclictest0-21swapper/220:50:142
1970199289,4cyclictest21-21ksoftirqd/123:45:051
1970199288,9cyclictest21-21ksoftirqd/119:40:121
1970199288,6cyclictest21-21ksoftirqd/121:47:491
1970199288,10cyclictest21-21ksoftirqd/122:35:171
19701992821,4cyclictest201rcuc/100:20:121
19701992815,7cyclictest29513-21ssh21:58:271
19701992813,4cyclictest21-21ksoftirqd/121:35:141
19701992810,9cyclictest21-21ksoftirqd/122:50:181
19720992722,2cyclictest0-21swapper/319:55:113
1972099272,19cyclictest35966irq/58-eth023:00:093
1972099272,15cyclictest35966irq/58-eth022:30:113
19720992720,2cyclictest0-21swapper/300:35:113
19720992719,5cyclictest0-21swapper/321:20:133
1971199274,7cyclictest23954-21ssh00:20:122
1971199273,16cyclictest27346irq/40-dwc2_hso20:40:152
1971199273,16cyclictest27346irq/40-dwc2_hso20:40:142
1971199273,11cyclictest11418-21ssh23:55:112
1970199279,8cyclictest21-21ksoftirqd/120:25:171
19701992718,3cyclictest21-21ksoftirqd/122:15:021
19701992715,5cyclictest21-21ksoftirqd/121:50:121
19701992714,6cyclictest7815-21sshd20:04:451
19701992714,3cyclictest21-21ksoftirqd/123:32:461
19701992713,4cyclictest21-21ksoftirqd/122:42:331
19701992713,4cyclictest21-21ksoftirqd/122:42:321
19701992712,7cyclictest0-21swapper/123:36:481
19701992710,9cyclictest21-21ksoftirqd/121:20:191
19701992710,8cyclictest21-21ksoftirqd/123:08:061
1970099274,6cyclictest12-21ksoftirqd/023:29:470
1970099274,6cyclictest12-21ksoftirqd/021:30:110
1970099273,4cyclictest12-21ksoftirqd/023:55:270
1970099272,19cyclictest26014-21ssh23:45:140
19720992622,2cyclictest0-21swapper/300:15:123
19720992621,2cyclictest0-21swapper/322:15:123
19720992621,2cyclictest0-21swapper/320:10:123
19720992621,2cyclictest0-21swapper/320:10:123
19720992619,4cyclictest0-21swapper/320:30:113
19720992619,2cyclictest0-21swapper/321:35:123
1971199268,12cyclictest0-21swapper/219:45:122
1971199265,12cyclictest27346irq/40-dwc2_hso20:35:112
19711992615,9cyclictest29464-21sh22:35:122
1971199261,11cyclictest19030-21cut23:05:162
1970199267,9cyclictest21-21ksoftirqd/123:40:161
1970199267,10cyclictest0-21swapper/123:58:361
1970199266,8cyclictest9291-21cron23:00:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional