You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-29 - 03:01

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack7slot4s.osadl.org (updated Wed Jul 29, 2026 00:45:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32523997513,7cyclictest131rcu_preempt20:20:120
3252399705,48cyclictest19168-21ssh22:40:130
3252399705,48cyclictest19168-21ssh22:40:120
32544996546,12cyclictest35966irq/58-eth023:40:123
3252399623,48cyclictest20594-21ssh23:35:130
32544995732,10cyclictest35966irq/58-eth022:45:153
3252499513,10cyclictest131rcu_preempt22:20:131
3254499492,27cyclictest35966irq/58-eth023:45:153
3252499485,35cyclictest15057-21ssh23:50:151
3252499476,3cyclictest131rcu_preempt00:30:111
3252399462,32cyclictest2928-21ssh21:55:140
3252399462,32cyclictest2928-21ssh21:55:130
32544994524,12cyclictest35966irq/58-eth022:20:143
3252499453,26cyclictest4116-21ssh00:20:141
3253599422,25cyclictest27-21ksoftirqd/223:35:142
3252499418,18cyclictest21-21ksoftirqd/119:10:151
3252499393,31cyclictest18988-21ssh21:10:151
3254499383,19cyclictest35966irq/58-eth022:55:143
3254499368,18cyclictest0-21swapper/321:10:143
3254499361,19cyclictest35966irq/58-eth021:20:143
3252499363,19cyclictest9628-21ssh00:05:151
3252399369,19cyclictest12-21ksoftirqd/023:25:130
32523993621,9cyclictest22675-21rm23:00:140
3252399361,28cyclictest27526-21ssh00:15:130
3253599345,20cyclictest27-21ksoftirqd/221:55:142
3253599345,20cyclictest27-21ksoftirqd/221:55:132
32535993412,7cyclictest27-21ksoftirqd/223:15:142
32524993318,7cyclictest0-21swapper/123:45:161
32524993313,10cyclictest32522-21cyclictest20:30:141
3254499325,20cyclictest35966irq/58-eth021:35:133
3253599322,25cyclictest5476-21ssh00:37:482
32524993218,4cyclictest131rcu_preempt21:40:131
3252499311,19cyclictest30056-21ssh22:10:141
3252399311,22cyclictest28064-21ssh21:15:170
3253599303,18cyclictest27346irq/40-dwc2_hso19:30:132
3252499308,14cyclictest0-21swapper/122:50:121
3252499304,21cyclictest20588-21ssh23:35:141
3252399301,4cyclictest131rcu_preempt00:05:170
3253599295,17cyclictest27346irq/40-dwc2_hso00:10:112
3253599292,17cyclictest27346irq/40-dwc2_hso19:50:142
3252499292,18cyclictest8195-21ssh23:10:141
3252499291,25cyclictest6658-21ssh22:15:151
3254499283,18cyclictest0-21swapper/300:30:503
32544992816,4cyclictest0-21swapper/322:10:133
3253599282,20cyclictest495-21ssh00:00:042
3253599281,7cyclictest27-21ksoftirqd/223:10:132
3252399283,18cyclictest10130-21ssh22:35:120
3254499273,17cyclictest0-21swapper/300:23:493
3253599274,11cyclictest27346irq/40-dwc2_hso20:00:112
3253599272,19cyclictest0-21swapper/220:20:132
3253599271,8cyclictest2627-21ssh23:25:132
3252399272,20cyclictest12-21ksoftirqd/021:00:110
3252399272,17cyclictest22103-21ssh00:30:140
3252399272,16cyclictest6639-21ssh22:15:150
3252399271,18cyclictest17192-21ssh21:45:050
3253599264,17cyclictest27346irq/40-dwc2_hso22:25:122
3253599263,17cyclictest27346irq/40-dwc2_hso23:00:142
3253599262,19cyclictest0-21swapper/220:15:152
3253599262,16cyclictest27346irq/40-dwc2_hso22:35:112
32535992613,6cyclictest667-21ssh21:15:472
3252499262,17cyclictest17347-21ssh21:45:141
32524992614,6cyclictest630-21Async09:36:311
3252399267,3cyclictest131rcu_preempt20:15:140
3254499252,14cyclictest35966irq/58-eth021:45:143
32544992512,9cyclictest35966irq/58-eth022:05:133
3254499251,16cyclictest35966irq/58-eth000:15:143
3253599252,16cyclictest0-21swapper/221:10:052
3252499252,20cyclictest13703-21ssh22:55:141
3252499251,19cyclictest13554-21sh21:25:131
3252399252,17cyclictest18480-21diskmemload23:30:150
3252399251,3cyclictest131rcu_preempt20:45:340
32523992511,5cyclictest0-21swapper/022:55:300
3252399251,11cyclictest131rcu_preempt23:15:140
3254499249,10cyclictest0-21swapper/300:29:493
3253599249,4cyclictest27-21ksoftirqd/221:00:122
3253599242,7cyclictest0-21swapper/200:18:492
3253599242,6cyclictest0-21swapper/200:26:502
32535992412,9cyclictest24842-21cut21:30:222
32535992412,9cyclictest24842-21cut21:30:212
32535992410,6cyclictest10970-21cat22:15:332
3253599240,13cyclictest4612-21cut20:55:192
3252499242,18cyclictest24608-21ssh22:25:121
3254499233,13cyclictest0-21swapper/321:25:133
3254499231,15cyclictest0-21swapper/321:55:143
3254499231,15cyclictest0-21swapper/321:55:143
3253599235,15cyclictest30308-21rm22:10:162
32535992312,9cyclictest4100-21ssh21:35:342
32535992312,9cyclictest0-21swapper/200:09:342
3253599231,13cyclictest4627-21ssh21:20:132
3253599231,12cyclictest12169-21irqrtprio23:30:192
3252499232,18cyclictest9932-21find19:20:111
3252499232,17cyclictest2947-21ssh21:55:151
3252499232,17cyclictest2947-21ssh21:55:141
3252499231,18cyclictest26138-21ssh23:20:161
3252399233,4cyclictest131rcu_preempt23:55:130
3252399233,4cyclictest131rcu_preempt23:55:120
32523992314,4cyclictest0-21swapper/022:45:280
3252399231,18cyclictest4752-21ssh22:50:110
3254499223,11cyclictest35966irq/58-eth000:00:143
3254499222,13cyclictest0-21swapper/322:50:143
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional