You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-09 - 12:37

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack7slot4s.osadl.org (updated Thu Jul 09, 2026 00:45:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
579299644,38cyclictest23242-21rm21:45:142
579299576,40cyclictest30792-21ssh22:25:142
5792995537,10cyclictest27-21ksoftirqd/220:30:142
577499474,4cyclictest131rcu_preempt22:40:130
578299462,7cyclictest131rcu_preempt19:40:121
579299453,37cyclictest18322-21ssh23:30:142
577499433,7cyclictest131rcu_preempt22:15:120
5774994226,3cyclictest12-21ksoftirqd/023:50:110
578299382,29cyclictest3873-21ssh23:40:141
580099376,23cyclictest35966irq/58-eth000:15:113
580099373,22cyclictest35966irq/58-eth022:15:113
577499371,33cyclictest28518-21ssh21:30:130
578299363,29cyclictest25521-21ssh22:40:131
580099352,16cyclictest35966irq/58-eth000:10:133
578299353,26cyclictest18112-21ssh22:00:151
577499332,2cyclictest131rcu_preempt23:20:130
579299323,23cyclictest0-21swapper/223:46:592
579299323,16cyclictest630-21Async09:36:312
5792993215,11cyclictest27-21ksoftirqd/222:50:132
577499321,19cyclictest5054-21ssh21:35:110
579299305,15cyclictest27346irq/40-dwc2_hso23:10:112
579299304,16cyclictest27346irq/40-dwc2_hso23:15:152
579299303,21cyclictest0-21swapper/223:35:132
579299302,21cyclictest0-21swapper/219:45:122
579299302,21cyclictest0-21swapper/219:30:152
579299302,21cyclictest0-21swapper/219:30:142
579299302,16cyclictest7577-21ssh00:00:142
579299302,16cyclictest7577-21ssh00:00:132
577499302,20cyclictest25471-21ssh00:10:120
580099298,16cyclictest0-21swapper/323:20:133
580099292,21cyclictest35966irq/58-eth019:40:133
580099291,19cyclictest35966irq/58-eth023:55:123
579299295,14cyclictest27346irq/40-dwc2_hso23:20:132
579299293,20cyclictest16425-21ssh22:35:122
579299292,21cyclictest28846-21ssh23:52:592
577499292,21cyclictest20637-21sed00:25:170
579299286,12cyclictest27346irq/40-dwc2_hso19:15:122
579299285,13cyclictest27346irq/40-dwc2_hso20:05:132
579299285,13cyclictest27346irq/40-dwc2_hso19:55:112
579299283,14cyclictest27346irq/40-dwc2_hso21:00:132
5782992820,4cyclictest21-21ksoftirqd/121:15:141
577499282,23cyclictest2046-21ssh00:15:100
579299276,18cyclictest27346irq/40-dwc2_hso20:55:112
579299272,20cyclictest27956-21sshd00:10:202
579299272,20cyclictest0-21swapper/219:10:142
579299272,11cyclictest24288-21diskmemload00:28:282
578299272,20cyclictest21874-21ssh23:50:131
578299272,20cyclictest13839-21ssh00:39:181
578299272,19cyclictest4833-21ssh00:34:161
578299272,19cyclictest20636-21cut00:25:181
5782992713,3cyclictest24288-21diskmemload00:10:181
580099262,18cyclictest0-21swapper/300:23:273
579299263,16cyclictest27346irq/40-dwc2_hso00:05:132
579299262,9cyclictest9382-21ssh23:41:172
5792992619,4cyclictest27-21ksoftirqd/223:25:112
579299261,20cyclictest29117-21sh23:00:132
578299262,18cyclictest32303-21ssh21:50:141
577499262,19cyclictest4236-21ssh00:33:340
580099253,15cyclictest0-21swapper/300:39:183
580099253,14cyclictest35966irq/58-eth022:40:133
5800992510,10cyclictest35966irq/58-eth021:30:153
579299255,15cyclictest27346irq/40-dwc2_hso00:20:122
579299253,14cyclictest27346irq/40-dwc2_hso20:00:142
579299253,13cyclictest27346irq/40-dwc2_hso19:25:112
579299252,9cyclictest7360-21ssh22:30:142
579299252,16cyclictest0-21swapper/220:50:052
578299252,14cyclictest20086-21ssh22:55:141
578299251,19cyclictest2091-21ssh22:45:111
578299251,19cyclictest0-21swapper/123:20:121
580099249,10cyclictest0-21swapper/322:00:123
580099243,14cyclictest0-21swapper/300:25:173
579299243,13cyclictest27346irq/40-dwc2_hso21:05:112
579299242,13cyclictest27346irq/40-dwc2_hso22:45:122
578299249,3cyclictest24288-21diskmemload21:46:381
578299249,10cyclictest21-21ksoftirqd/123:55:151
578299242,14cyclictest27278-21ssh23:35:121
5782992410,7cyclictest24288-21diskmemload23:49:311
580099233,13cyclictest0-21swapper/323:25:043
579299232,16cyclictest0-21swapper/223:57:162
579299232,16cyclictest0-21swapper/200:31:172
579299232,16cyclictest0-21swapper/200:18:172
5792992315,5cyclictest27208-21ssh22:05:142
5792992310,10cyclictest24821-21sh21:10:162
5782992312,3cyclictest24288-21diskmemload23:06:221
578299231,16cyclictest0-21swapper/121:30:151
577499232,7cyclictest12-21ksoftirqd/021:00:010
577499232,14cyclictest30782-21ssh22:25:130
5774992316,5cyclictest12-21ksoftirqd/022:00:120
577499231,19cyclictest16902-21ls20:25:220
577499231,17cyclictest11048-21ssh23:43:160
580099223,13cyclictest0-21swapper/300:34:163
579299228,5cyclictest23676-21kthreadcore22:20:192
579299225,11cyclictest27346irq/40-dwc2_hso21:50:132
579299224,12cyclictest27346irq/40-dwc2_hso21:55:122
579299222,12cyclictest0-21swapper/220:35:122
579299222,11cyclictest16340-21kthreadcore21:40:202
579299222,10cyclictest20087-21ssh22:55:142
579299221,9cyclictest7183-21latency22:10:222
579299221,6cyclictest26983-21kthreadcore22:40:202
579299221,18cyclictest8112-21kthreadcore23:05:222
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional