You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-30 - 01:04

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot4s.osadl.org (updated Fri Aug 29, 2025 12:45:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
27888998325,17cyclictest131rcu_preempt07:25:162
2788099603,43cyclictest21791-21ssh11:25:131
2787299548,8cyclictest131rcu_preempt09:45:140
2787299542,11cyclictest131rcu_preempt08:45:130
2788099533,39cyclictest29485-21ssh11:30:181
2787299522,37cyclictest21350-21ssh10:20:150
27896995137,7cyclictest25366irq/58-eth010:20:143
2788099501,3cyclictest0-21swapper/108:35:151
2788099495,38cyclictest31543-21ssh10:05:171
2788099495,38cyclictest31543-21ssh10:05:161
2787299494,35cyclictest30414-21ssh12:10:160
2787299474,8cyclictest131rcu_preempt11:40:140
2787299471,38cyclictest21612-21ssh12:05:160
2788099463,34cyclictest29076-21rm10:25:191
2787299463,37cyclictest26413-21ssh09:40:150
2789699453,25cyclictest25366irq/58-eth011:05:173
2788099452,3cyclictest0-21swapper/107:15:131
27888994435,5cyclictest0-21swapper/210:50:162
2788099441,3cyclictest0-21swapper/108:10:141
2788899434,11cyclictest271ksoftirqd/212:10:152
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional