You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-15 - 15:39

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot4s.osadl.org (updated Sun Mar 15, 2026 12:45:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2445899625,46cyclictest2309-21ssh11:30:131
2444799613,48cyclictest423-21ssh12:05:120
2445899594,44cyclictest19314-21ssh09:15:131
2444799582,45cyclictest22837-21ssh09:35:120
2446699572,38cyclictest17290-21ssh09:50:112
2446699542,20cyclictest131rcu_preempt08:40:122
2445899545,5cyclictest131rcu_preempt11:10:121
2446699521,31cyclictest26322-21ssh09:55:132
2446699511,28cyclictest20800-21rm10:10:122
2445899513,4cyclictest131rcu_preempt08:50:131
2444799518,5cyclictest131rcu_preempt09:20:110
2445899494,5cyclictest131rcu_preempt07:25:121
24466994717,22cyclictest27-21ksoftirqd/210:15:122
2445899462,38cyclictest5807-21ssh11:50:121
24447994529,10cyclictest0-21swapper/011:55:140
2446699448,19cyclictest27-21ksoftirqd/210:00:132
2447499435,21cyclictest28366irq/58-eth011:55:133
2447499432,24cyclictest28366irq/58-eth011:15:123
2447499422,27cyclictest28366irq/58-eth010:05:123
2445899422,32cyclictest4707-21ssh09:25:121
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional