You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-26 - 05:06

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot4s.osadl.org (updated Sun Apr 26, 2026 00:45:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
25135996647,13cyclictest16983-21sh23:00:152
25147996522,29cyclictest35966irq/58-eth000:00:133
25115995912,13cyclictest131rcu_preempt19:25:130
2511599563,47cyclictest17000-21ssh23:00:150
25135995416,19cyclictest27-21ksoftirqd/223:55:122
2511599543,34cyclictest30198-21ssh23:25:120
25115995345,6cyclictest0-21swapper/021:30:140
25115995234,8cyclictest14785-21ssh00:10:130
25115995234,8cyclictest14785-21ssh00:10:130
25135995026,14cyclictest27-21ksoftirqd/222:35:132
2512499481,36cyclictest5124-21ssh22:00:151
2512499471,36cyclictest10180-21ssh21:45:151
2511599465,12cyclictest131rcu_preempt19:40:130
25135994525,13cyclictest0-21swapper/221:20:142
2511599454,7cyclictest131rcu_preempt20:55:120
2514799445,25cyclictest35966irq/58-eth021:45:133
2513599445,27cyclictest27-21ksoftirqd/223:20:132
2511599441,33cyclictest18885-21ssh00:30:140
2514799412,22cyclictest35966irq/58-eth023:50:133
2514799412,22cyclictest35966irq/58-eth023:50:133
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional