You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-01 - 17:59

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot7s.osadl.org (updated Tue Jul 01, 2025 12:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30108210175,9sleep30-21swapper/307:08:383
2987929884,10sleep10-21swapper/107:05:391
2995128660,9sleep00-21swapper/007:06:340
2988027558,13sleep20-21swapper/207:05:402
3031299263,1cyclictest141rcu_preempt10:35:290
3031799240,23cyclictest0-21swapper/212:35:162
3031299230,3cyclictest0-21swapper/011:38:180
30321992221,1cyclictest0-21swapper/310:58:193
30321992221,1cyclictest0-21swapper/309:05:193
3031299222,4cyclictest141rcu_preempt11:55:000
3031799210,21cyclictest0-21swapper/211:54:452
3031799210,21cyclictest0-21swapper/209:17:212
30312992118,1cyclictest0-21swapper/008:51:330
3031799202,17cyclictest0-21swapper/210:35:172
3031799200,1cyclictest0-21swapper/210:03:322
3032199193,1cyclictest23046-21diskmemload11:42:133
30321991918,1cyclictest0-21swapper/309:28:503
3031799192,15cyclictest27726-21head10:10:232
30321991815,2cyclictest0-21swapper/312:32:573
30321991815,2cyclictest0-21swapper/312:32:563
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional