You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-06 - 04:29

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot7s.osadl.org (updated Thu Nov 06, 2025 00:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2738529885,9sleep30-21swapper/319:08:583
2712729682,9sleep10-21swapper/119:05:381
2723128472,8sleep00-21swapper/019:06:580
2715528265,13sleep20-21swapper/219:05:592
170902690,0sleep10-21swapper/123:23:071
2755899281,1cyclictest0-21swapper/322:19:463
2754899270,0cyclictest0-21swapper/021:37:170
2754899270,0cyclictest0-21swapper/019:37:020
27548992521,3cyclictest13-21ksoftirqd/021:33:110
27548992520,4cyclictest13-21ksoftirqd/000:23:510
2754899250,1cyclictest0-21swapper/022:06:220
27558992423,1cyclictest0-21swapper/300:11:323
2754899242,1cyclictest141rcu_preempt22:12:360
2755899210,21cyclictest0-21swapper/323:06:113
2755899210,21cyclictest0-21swapper/323:06:113
2755699210,3cyclictest7031-21processes21:45:232
2755199210,19cyclictest0-21swapper/121:19:441
2755199210,19cyclictest0-21swapper/121:19:431
2754899210,0cyclictest0-21swapper/000:39:310
77652200,0sleep10-21swapper/122:08:581
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional