You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-18 - 06:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Fri Sep 18, 2026 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3018429369,8sleep20-21swapper/219:07:242
3023429167,8sleep00-21swapper/019:08:020
3038328471,9sleep30-21swapper/319:09:583
3030228463,6sleep10-21swapper/119:08:541
151082550,0sleep20-21swapper/222:21:252
30476992617,6cyclictest32-21ksoftirqd/221:19:572
3047999243,2cyclictest0-21swapper/300:25:143
3047999240,23cyclictest0-21swapper/300:14:393
30479992321,1cyclictest1142-21runrttasks21:28:303
3047999230,1cyclictest0-21swapper/321:38:093
30476992318,4cyclictest32-21ksoftirqd/222:39:592
3047699231,3cyclictest0-21swapper/223:30:572
3047699230,3cyclictest0-21swapper/222:45:272
3047699230,22cyclictest0-21swapper/221:41:022
3047699230,21cyclictest0-21swapper/222:55:142
30479992219,2cyclictest1142-21runrttasks21:46:273
3047499220,0cyclictest0-21swapper/123:25:141
30479992120,1cyclictest0-21swapper/322:41:373
3047699210,0cyclictest0-21swapper/222:32:242
30469992119,1cyclictest1142-21runrttasks00:36:360
30469992118,2cyclictest1142-21runrttasks21:42:580
3046999210,4cyclictest0-21swapper/022:17:260
3047999200,19cyclictest0-21swapper/322:39:363
3047699201,1cyclictest23262-21diskmemload22:16:052
3047499207,2cyclictest225-21systemd-journal20:59:591
30479991916,2cyclictest1142-21runrttasks00:23:173
3047999190,18cyclictest0-21swapper/300:01:513
3047699194,9cyclictest0-21swapper/220:10:132
30476991919,0cyclictest0-21swapper/223:39:412
30476991915,3cyclictest32-21ksoftirqd/219:10:162
30476991914,4cyclictest32-21ksoftirqd/221:00:122
3047699191,1cyclictest141rcu_preempt00:36:412
3047699190,1cyclictest0-21swapper/223:10:012
3047699190,1cyclictest0-21swapper/223:10:002
3047699190,19cyclictest0-21swapper/223:07:572
3047699190,18cyclictest0-21swapper/223:24:542
30474991916,1cyclictest0-21swapper/122:45:141
3047499191,1cyclictest9191-21irqstats21:20:181
30479991816,1cyclictest10528-21aten2_r7power_c00:15:143
3047999181,1cyclictest0-21swapper/323:33:133
3047999180,1cyclictest0-21swapper/323:12:353
3047999180,1cyclictest0-21swapper/323:12:343
3047699184,7cyclictest0-21swapper/222:11:102
30476991814,4cyclictest32-21ksoftirqd/200:10:182
3047699180,18cyclictest0-21swapper/221:26:362
3047699180,16cyclictest0-21swapper/200:33:482
3047499184,2cyclictest141rcu_preempt00:09:181
30474991818,0cyclictest0-21swapper/123:50:331
3047499180,2cyclictest0-21swapper/122:59:291
3047499180,18cyclictest16153-21kworker/1:000:03:231
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional