You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-15 - 03:07

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Wed Apr 15, 2026 00:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2081329970,9sleep20-21swapper/219:08:002
2072429267,9sleep00-21swapper/019:06:500
2065928342,37sleep30-21swapper/319:06:003
2064727857,6sleep10-21swapper/119:05:511
2105899280,25cyclictest0-21swapper/200:35:052
2105899260,23cyclictest0-21swapper/221:27:292
2106199250,1cyclictest0-21swapper/321:38:063
2105899250,24cyclictest0-21swapper/222:28:202
2106199230,2cyclictest0-21swapper/321:48:293
2106199220,2cyclictest0-21swapper/300:15:293
2106199220,0cyclictest0-21swapper/323:56:213
2105599220,18cyclictest0-21swapper/119:30:141
2106199212,11cyclictest7566-21sensors23:00:243
2105599210,21cyclictest0-21swapper/122:30:351
2106199200,1cyclictest0-21swapper/323:38:483
2106199200,0cyclictest0-21swapper/322:57:383
2105899203,2cyclictest455-21dbus-daemon00:07:222
21058992018,1cyclictest14153-21apache_processe21:10:132
2105899200,20cyclictest0-21swapper/222:43:042
2106199190,1cyclictest0-21swapper/321:58:153
2105899190,19cyclictest0-21swapper/223:07:082
2105899190,19cyclictest0-21swapper/200:03:032
2105899190,18cyclictest0-21swapper/223:24:122
2105199194,2cyclictest141rcu_preempt23:23:270
21051991913,6cyclictest13-21ksoftirqd/022:30:150
2106199181,4cyclictest0-21swapper/300:35:133
2106199180,1cyclictest0-21swapper/322:43:403
2106199180,0cyclictest0-21swapper/323:52:183
2106199180,0cyclictest0-21swapper/323:47:153
2105899183,3cyclictest141rcu_preempt22:55:092
2105899181,15cyclictest0-21swapper/222:47:282
2105899180,17cyclictest0-21swapper/223:12:212
2105899180,17cyclictest0-21swapper/222:39:552
2105899180,17cyclictest0-21swapper/200:15:362
21055991816,1cyclictest0-21swapper/123:30:131
21055991814,3cyclictest0-21swapper/123:40:201
2105599180,18cyclictest0-21swapper/123:45:521
21051991817,1cyclictest13-21ksoftirqd/023:05:380
2106199170,1cyclictest0-21swapper/321:22:413
2106199170,1cyclictest0-21swapper/300:14:023
2105899170,17cyclictest0-21swapper/223:15:452
2105899170,14cyclictest0-21swapper/222:00:492
21055991717,0cyclictest0-21swapper/122:11:161
21055991715,2cyclictest0-21swapper/122:09:151
2105599170,17cyclictest0-21swapper/100:13:231
21051991716,1cyclictest0-21swapper/000:37:070
21051991715,1cyclictest7776-1kworker/u9:023:44:010
2105199170,14cyclictest0-21swapper/000:08:510
21061991615,1cyclictest0-21swapper/321:40:503
21061991610,4cyclictest0-21swapper/321:50:163
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional