You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:57

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Fri May 02, 2025 00:43:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7780210187,9sleep10-21swapper/119:09:411
777229581,10sleep30-21swapper/319:09:343
748128371,8sleep00-21swapper/019:05:460
766828265,13sleep20-21swapper/219:08:122
791099290,2cyclictest0-21swapper/022:25:260
7912992423,1cyclictest0-21swapper/122:47:281
7912992423,1cyclictest0-21swapper/122:47:271
791599220,22cyclictest0-21swapper/200:00:412
7918992121,0cyclictest0-21swapper/322:41:583
7915992119,2cyclictest32-21ksoftirqd/223:52:102
791899201,1cyclictest0-21swapper/323:32:273
791599202,10cyclictest0-21swapper/221:40:162
791599200,20cyclictest0-21swapper/200:32:262
791599200,19cyclictest0-21swapper/220:55:182
791599190,17cyclictest0-21swapper/222:30:032
791099196,6cyclictest25939-21awk20:55:000
791099190,1cyclictest0-21swapper/022:50:160
7915991814,2cyclictest6420-21unixbench_singl21:35:302
791599181,17cyclictest0-21swapper/222:17:112
791599180,18cyclictest7091-21kworker/2:122:29:192
791599180,0cyclictest0-21swapper/222:51:392
791099180,17cyclictest0-21swapper/022:40:130
791099180,15cyclictest0-21swapper/021:17:370
791899170,17cyclictest0-21swapper/321:14:513
791599170,16cyclictest0-21swapper/223:59:482
791599170,14cyclictest0-21swapper/223:17:142
791299170,1cyclictest0-21swapper/123:35:221
127172170,0sleep30-21swapper/322:47:573
127172170,0sleep30-21swapper/322:47:563
7918991614,2cyclictest0-21swapper/321:16:133
7915991615,1cyclictest11535-21kworker/2:200:26:172
7915991614,2cyclictest0-21swapper/223:13:282
7915991613,2cyclictest0-21swapper/220:30:152
791099160,12cyclictest0-21swapper/019:30:140
791899158,4cyclictest1378-21ntpd22:18:233
791599158,6cyclictest7415-21perf23:30:002
791599153,10cyclictest0-21swapper/223:35:462
7915991514,1cyclictest17945-21kworker/2:121:30:592
791599150,15cyclictest0-21swapper/221:19:392
791299150,1cyclictest0-21swapper/122:10:541
7910991514,1cyclictest0-21swapper/000:17:560
791099150,1cyclictest0-21swapper/023:22:540
791099150,1cyclictest0-21swapper/021:30:430
7918991412,1cyclictest0-21swapper/321:25:393
7918991411,2cyclictest0-21swapper/323:41:013
7918991410,3cyclictest27387-21ls00:30:233
7918991410,3cyclictest22979-21tr19:40:223
791899140,2cyclictest0-21swapper/323:16:053
791599147,6cyclictest15243-21basename19:25:002
7915991411,2cyclictest295872sleep221:51:562
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional