You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-24 - 20:55

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Tue Mar 24, 2026 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31769211197,9sleep00-21swapper/007:09:220
3160929380,9sleep20-21swapper/207:07:192
3148728742,41sleep30-21swapper/307:05:443
3155328668,14sleep10-21swapper/107:06:341
3191199291,6cyclictest13955-21apt-get12:15:132
3191199280,28cyclictest0-21swapper/209:32:442
3191199280,19cyclictest0-21swapper/211:50:262
3191199280,19cyclictest0-21swapper/211:50:252
3191199270,24cyclictest0-21swapper/210:53:052
3191199261,25cyclictest0-21swapper/211:13:112
3191199260,4cyclictest0-21swapper/209:18:322
3191199260,3cyclictest0-21swapper/211:00:122
3191199260,0cyclictest0-21swapper/211:44:372
3191199260,0cyclictest0-21swapper/210:33:092
3191199250,18cyclictest0-21swapper/212:33:522
3191199231,3cyclictest24486-21diskmemload09:40:202
3191199230,5cyclictest0-21swapper/210:01:072
3191199230,5cyclictest0-21swapper/210:01:072
3190399230,2cyclictest0-21swapper/012:37:210
3190399230,23cyclictest0-21swapper/012:02:500
3191199223,2cyclictest0-21swapper/210:46:292
3191199221,4cyclictest0-21swapper/209:54:462
3191199220,22cyclictest0-21swapper/210:57:522
3191199220,21cyclictest0-21swapper/209:58:432
3191199220,20cyclictest0-21swapper/209:22:362
3191199220,1cyclictest0-21swapper/210:09:202
3191199220,1cyclictest0-21swapper/209:26:112
31913992121,0cyclictest0-21swapper/309:26:473
3191199214,1cyclictest24486-21diskmemload11:39:112
3191199214,1cyclictest24486-21diskmemload10:27:492
3191199213,9cyclictest24486-21diskmemload10:10:542
3191199213,17cyclictest16554-21awk10:40:202
3191199212,15cyclictest9213-21grep08:35:202
31911992121,0cyclictest0-21swapper/210:15:012
3191199210,2cyclictest31897-21cyclictest12:29:222
3191199210,20cyclictest0-21swapper/212:12:532
3191199210,16cyclictest0-21swapper/209:45:512
3191199204,1cyclictest24486-21diskmemload11:15:302
3191199202,13cyclictest12430-21apache_accesses11:55:112
3191199200,5cyclictest0-21swapper/211:45:182
3191199200,3cyclictest0-21swapper/211:28:452
3190799207,13cyclictest8484-21apache210:21:561
31907992016,2cyclictest0-21swapper/109:32:461
3190799200,20cyclictest0-21swapper/109:58:531
3190399200,2cyclictest0-21swapper/009:21:220
3191399193,14cyclictest18226-21sh10:03:203
3191399193,14cyclictest18226-21sh10:03:193
3191199191,1cyclictest20533-21sed07:50:262
3191199190,5cyclictest26311-21head11:05:212
3191199190,3cyclictest0-21swapper/211:31:272
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional