You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-01 - 17:59

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Tue Jul 01, 2025 12:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30108210175,9sleep30-21swapper/307:08:383
2987929884,10sleep10-21swapper/107:05:391
2995128660,9sleep00-21swapper/007:06:340
2988027558,13sleep20-21swapper/207:05:402
3031299263,1cyclictest141rcu_preempt10:35:290
3031799240,23cyclictest0-21swapper/212:35:162
3031299230,3cyclictest0-21swapper/011:38:180
30321992221,1cyclictest0-21swapper/310:58:193
30321992221,1cyclictest0-21swapper/309:05:193
3031299222,4cyclictest141rcu_preempt11:55:000
3031799210,21cyclictest0-21swapper/211:54:452
3031799210,21cyclictest0-21swapper/209:17:212
30312992118,1cyclictest0-21swapper/008:51:330
3031799202,17cyclictest0-21swapper/210:35:172
3031799200,1cyclictest0-21swapper/210:03:322
3032199193,1cyclictest23046-21diskmemload11:42:133
30321991918,1cyclictest0-21swapper/309:28:503
3031799192,15cyclictest27726-21head10:10:232
30321991815,2cyclictest0-21swapper/312:32:573
30321991815,2cyclictest0-21swapper/312:32:563
3031799180,1cyclictest0-21swapper/207:10:222
3031799180,18cyclictest0-21swapper/211:57:002
3031299182,0cyclictest141rcu_preempt11:55:260
30312991816,2cyclictest0-21swapper/008:55:020
3032199173,13cyclictest27031-21latency_hist08:10:003
3031799172,1cyclictest23046-21diskmemload12:16:202
3031799170,15cyclictest0-21swapper/212:22:512
226242170,0sleep30-21swapper/312:35:303
3032199167,5cyclictest219182sleep311:55:173
30321991615,1cyclictest39-21ksoftirqd/311:00:213
30321991615,1cyclictest0-21swapper/307:25:153
3031799160,1cyclictest0-21swapper/208:35:142
3031799160,16cyclictest0-21swapper/212:10:002
3031799160,15cyclictest0-21swapper/210:48:012
3031499169,3cyclictest20493-21/usr/sbin/munin12:35:161
3031299165,2cyclictest141rcu_preempt12:05:430
30321991511,3cyclictest14437-21cut08:50:173
3032199150,15cyclictest0-21swapper/311:13:283
3031799153,5cyclictest26043-21wget11:05:132
30317991512,2cyclictest37850irq/131-snd_hda07:40:192
30317991511,2cyclictest23046-21diskmemload11:00:392
30317991511,1cyclictest0-21swapper/210:23:192
3031799150,15cyclictest0-21swapper/209:25:332
3031799150,13cyclictest0-21swapper/212:33:102
3031799150,13cyclictest0-21swapper/212:33:092
3031499154,9cyclictest1291-21runrttasks11:15:331
3031499151,3cyclictest141rcu_preempt12:25:121
30312991510,4cyclictest23046-21diskmemload09:19:210
30321991413,1cyclictest0-21swapper/312:22:013
30317991411,2cyclictest28500-21chrt09:14:572
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional