You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-06 - 22:10

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Thu Aug 06, 2026 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7815210289,9sleep20-21swapper/207:08:522
720028875,9sleep30-21swapper/307:05:253
778028644,38sleep00-21swapper/007:08:260
788227861,13sleep10-21swapper/107:09:441
799799280,28cyclictest0-21swapper/212:33:002
799799280,27cyclictest0-21swapper/212:38:172
799799280,27cyclictest0-21swapper/212:38:172
799799250,24cyclictest0-21swapper/212:12:202
7994992524,1cyclictest0-21swapper/111:57:351
799799240,24cyclictest0-21swapper/212:23:502
799799240,23cyclictest0-21swapper/212:25:002
799799240,0cyclictest0-21swapper/210:17:582
8001992316,4cyclictest39-21ksoftirqd/311:55:133
799499231,18cyclictest0-21swapper/108:25:131
799499230,2cyclictest0-21swapper/111:40:281
799299230,0cyclictest0-21swapper/012:21:020
799299230,0cyclictest0-21swapper/010:01:530
800199213,2cyclictest0-21swapper/310:53:413
799799210,21cyclictest0-21swapper/210:20:262
799799210,21cyclictest0-21swapper/210:10:002
800199200,20cyclictest0-21swapper/312:13:423
799799202,16cyclictest0-21swapper/209:38:362
7997992019,1cyclictest0-21swapper/212:18:192
799799200,20cyclictest0-21swapper/211:30:352
799799200,20cyclictest0-21swapper/210:33:512
799799200,15cyclictest0-21swapper/212:00:142
799499204,9cyclictest12679-21ssh12:30:121
799499200,3cyclictest0-21swapper/112:37:421
799499200,3cyclictest0-21swapper/112:37:411
799299200,1cyclictest0-21swapper/010:26:270
799799191,18cyclictest0-21swapper/210:43:072
799799190,19cyclictest0-21swapper/209:54:122
799799190,18cyclictest0-21swapper/210:37:432
799799190,18cyclictest0-21swapper/209:22:572
7994991917,1cyclictest0-21swapper/109:15:031
799499190,18cyclictest0-21swapper/107:10:131
799299190,3cyclictest0-21swapper/009:21:350
799299190,17cyclictest0-21swapper/012:03:270
799799184,5cyclictest225-21systemd-journal11:07:522
799799180,17cyclictest0-21swapper/209:40:082
799499180,17cyclictest0-21swapper/110:54:031
799499180,17cyclictest0-21swapper/109:14:151
7992991818,0cyclictest0-21swapper/010:13:440
799299180,3cyclictest0-21swapper/011:26:050
800199174,8cyclictest12773-21timerwakeupswit09:35:263
799799171,15cyclictest26281-21perf08:55:002
799799170,16cyclictest0-21swapper/210:12:392
799499170,16cyclictest0-21swapper/107:40:111
7992991716,1cyclictest0-21swapper/010:07:530
799299170,13cyclictest0-21swapper/007:50:020
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional