You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-14 - 01:28

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Thu Aug 13, 2026 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1560929581,9sleep00-21swapper/007:09:190
1557629077,9sleep20-21swapper/207:08:532
1558228269,9sleep30-21swapper/307:08:583
1549328063,13sleep10-21swapper/107:07:481
209712750,0sleep30-21swapper/311:30:303
1575499301,3cyclictest3314-21tr09:25:153
1575499272,3cyclictest5418-21apt-get10:05:133
1575099273,23cyclictest1142-21runrttasks11:09:142
1575099270,4cyclictest0-21swapper/210:05:132
1575499253,4cyclictest21012-21apt-get09:55:133
1575099250,6cyclictest0-21swapper/212:14:562
1575499248,15cyclictest16549-21cstates10:50:153
1575499248,15cyclictest16549-21cstates10:50:143
1575499234,3cyclictest23447-21apt-get10:35:123
1575499231,5cyclictest0-21swapper/310:40:203
1575499230,3cyclictest9409-21diskmemload12:20:223
1574299230,13cyclictest0-21swapper/008:00:150
1575499225,3cyclictest9409-21diskmemload09:31:003
1575499221,5cyclictest13517-21ssh11:45:203
1574899223,1cyclictest9409-21diskmemload12:26:021
15748992219,2cyclictest0-21swapper/107:25:131
1574899221,2cyclictest0-21swapper/111:51:531
1574299220,4cyclictest0-21swapper/011:06:080
1574299220,16cyclictest0-21swapper/009:05:130
1574299220,16cyclictest0-21swapper/009:05:120
1575499213,3cyclictest0-21swapper/311:38:323
1575499210,3cyclictest0-21swapper/311:13:543
1575099214,15cyclictest30671-21cut10:20:142
1575099212,1cyclictest27357-21sh09:20:152
15750992112,8cyclictest5609-21tr09:45:222
1575099210,4cyclictest0-21swapper/209:31:092
1575099210,3cyclictest0-21swapper/212:25:442
1575099210,3cyclictest0-21swapper/210:25:542
1575099210,2cyclictest0-21swapper/210:47:352
1575099210,20cyclictest0-21swapper/210:15:132
1574899212,1cyclictest141rcu_preempt10:52:151
1574899212,1cyclictest141rcu_preempt10:52:141
15748992120,1cyclictest0-21swapper/110:45:431
1574899210,21cyclictest0-21swapper/110:28:251
1575499200,19cyclictest0-21swapper/312:28:543
1575099201,2cyclictest0-21swapper/209:55:132
1575099200,2cyclictest0-21swapper/210:01:132
1575099200,1cyclictest0-21swapper/210:36:182
1575099200,1cyclictest0-21swapper/209:36:412
15748992018,1cyclictest0-21swapper/107:15:131
1574899200,1cyclictest0-21swapper/111:41:411
1575499192,2cyclictest30670-21grep10:20:143
1575499190,1cyclictest0-21swapper/309:45:123
1575099193,2cyclictest18642-21aten2_r7power_e09:15:142
1575099193,16cyclictest9387-21kworker/u8:009:10:092
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional