You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-01 - 08:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Sat Nov 01, 2025 00:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
6947210589,11sleep30-21swapper/319:05:243
7380210389,10sleep10-21swapper/119:06:271
745728868,15sleep20-21swapper/219:07:242
731628067,9sleep00-21swapper/019:05:380
128462510,0sleep10-21swapper/123:38:501
775199260,25cyclictest0-21swapper/223:02:522
774899260,16cyclictest0-21swapper/121:13:441
775199240,2cyclictest0-21swapper/222:52:022
775199240,1cyclictest0-21swapper/221:46:282
774699240,2cyclictest0-21swapper/021:30:140
775199230,1cyclictest0-21swapper/223:26:322
774899230,1cyclictest0-21swapper/121:49:511
7746992321,1cyclictest0-21swapper/019:10:150
774699230,1cyclictest0-21swapper/021:27:270
774699230,1cyclictest0-21swapper/021:27:270
775199225,10cyclictest224-21systemd-journal22:35:582
7746992119,2cyclictest0-21swapper/022:36:180
7746992117,4cyclictest13-21ksoftirqd/000:26:450
775199201,1cyclictest141rcu_preempt00:04:422
775199200,1cyclictest0-21swapper/221:19:062
7746992018,2cyclictest0-21swapper/022:33:500
7756991915,3cyclictest39-21ksoftirqd/322:59:113
7756991915,1cyclictest39-21ksoftirqd/321:52:293
774899194,0cyclictest0-21swapper/119:25:141
775699180,1cyclictest141rcu_preempt00:13:053
7748991817,1cyclictest0-21swapper/119:35:141
774899180,2cyclictest0-21swapper/100:16:091
774899180,18cyclictest0-21swapper/122:51:151
774899180,0cyclictest0-21swapper/123:08:021
774699180,2cyclictest0-21swapper/022:03:500
7751991715,1cyclictest0-21swapper/219:35:202
774899170,1cyclictest0-21swapper/122:30:041
774899170,14cyclictest0-21swapper/122:06:091
774899170,0cyclictest0-21swapper/123:42:571
774699171,8cyclictest14334-21sed00:30:170
774699170,15cyclictest0-21swapper/021:44:360
7756991614,1cyclictest39-21ksoftirqd/322:13:133
7756991612,3cyclictest39-21ksoftirqd/322:37:413
775699160,0cyclictest141rcu_preempt23:31:413
7751991613,2cyclictest18614-21ssh22:07:302
775199160,1cyclictest0-21swapper/223:52:402
775199160,1cyclictest0-21swapper/223:41:352
7748991613,1cyclictest0-21swapper/122:55:441
775199150,15cyclictest0-21swapper/200:17:012
775199150,14cyclictest9885-21ssh22:24:212
774699151,7cyclictest20353-21munin-run00:10:000
7746991514,1cyclictest0-21swapper/020:12:110
7756991410,2cyclictest30301-21wc21:30:193
775699140,1cyclictest0-21swapper/323:50:283
775199144,5cyclictest224-21systemd-journal00:30:002
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional