You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-11-02 - 20:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #8, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot2s.osadl.org (updated Mon Nov 02, 2026 12:43:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3495937997559,10cyclictest24-21rcuc/010:55:120
3495937996652,9cyclictest24-21rcuc/010:05:210
3495937996251,8cyclictest24-21rcuc/009:38:040
3495937996251,8cyclictest24-21rcuc/009:38:040
3495937996152,6cyclictest649-21CodeMeterLin10:20:540
3495937996150,8cyclictest24-21rcuc/009:45:120
3495937996050,6cyclictest181ktimers/007:30:210
3495937995947,8cyclictest24-21rcuc/012:33:590
3495937995946,7cyclictest3603499-21kworker/u16:5+rpciod11:00:230
3495937995846,7cyclictest24-21rcuc/011:20:410
3495939995728,25cyclictest0-21swapper/209:20:392
3495939995718,9cyclictest421ktimers/207:10:112
3495937995748,6cyclictest24-21rcuc/008:40:400
3495937995744,8cyclictest24-21rcuc/012:20:310
3495937995744,8cyclictest24-21rcuc/012:20:310
3495937995649,4cyclictest24-21rcuc/010:39:530
3495937995648,5cyclictest649-21CodeMeterLin09:20:030
3495937995647,6cyclictest24-21rcuc/012:00:540
3495937995643,7cyclictest24-21rcuc/010:00:110
3495937995544,8cyclictest24-21rcuc/009:16:130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional