You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-16 - 23:57

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #8, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot2s.osadl.org (updated Wed Sep 16, 2026 12:44:04)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
353641199591,33cyclictest0-21swapper/212:34:032
353641199591,29cyclictest0-21swapper/210:46:232
353641199591,29cyclictest0-21swapper/210:25:432
353641199581,3cyclictest0-21swapper/211:27:252
353641199581,3cyclictest0-21swapper/211:27:252
353641199571,29cyclictest0-21swapper/211:09:052
353641199561,3cyclictest0-21swapper/210:35:042
353641199561,3cyclictest0-21swapper/210:35:042
353641199561,28cyclictest0-21swapper/212:08:142
353641199561,28cyclictest0-21swapper/212:08:142
353641199561,28cyclictest0-21swapper/210:54:442
353641199561,27cyclictest0-21swapper/208:45:222
353641199561,21cyclictest0-21swapper/210:11:532
353641199561,21cyclictest0-21swapper/210:11:532
353641199551,3cyclictest0-21swapper/210:23:102
353641199551,3cyclictest0-21swapper/209:36:342
353641199551,3cyclictest0-21swapper/209:30:092
353641199551,30cyclictest0-21swapper/212:28:332
353641199551,30cyclictest0-21swapper/212:28:332
353641199551,28cyclictest0-21swapper/209:24:482
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional