You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-19 - 22:33

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #8, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot2s.osadl.org (updated Fri Jun 19, 2026 12:43:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2360924997868,7cyclictest86-21hwrng08:57:033
2360924997667,5cyclictest86-21hwrng12:11:363
2360924997567,5cyclictest86-21hwrng08:11:593
2360924997567,5cyclictest86-21hwrng08:11:593
2360923997568,4cyclictest0-21swapper/211:26:332
2360921997565,5cyclictest86-21hwrng12:05:280
2360924997265,4cyclictest86-21hwrng08:51:563
2360924997262,6cyclictest86-21hwrng08:15:043
2360923997165,3cyclictest0-21swapper/211:23:292
2360922997166,2cyclictest0-21swapper/112:39:151
2360922997166,2cyclictest0-21swapper/112:39:151
2360922997165,3cyclictest0-21swapper/109:00:071
236092199711,16cyclictest2409287-21ssh09:26:150
2360924997061,5cyclictest86-21hwrng11:46:003
2360922996963,3cyclictest0-21swapper/111:27:341
2360922996963,3cyclictest0-21swapper/111:13:141
2360922996963,3cyclictest0-21swapper/111:13:141
2360924996861,5cyclictest86-21hwrng07:26:563
2360924996861,4cyclictest86-21hwrng09:09:203
2360922996862,3cyclictest0-21swapper/108:04:491
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional